WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6: WO 97/15111 (11) International Publication Number: **A2** H₀₂P (43) International Publication Date: 24 April 1997 (24.04.97)

PCT/US96/16728 (21) International Application Number:

(22) International Filing Date: 17 October 1996 (17.10.96)

(30) Priority Data: 60/005,677

17 October 1995 (17.10.95) US

(71) Applicant (for all designated States except US): FASCO INDUSTRIES, INC. [US/US]; Suite 200, 500 Chesterfield Center, Chesterfield, MO 63017 (US).

(72) Inventors; and

- (75) Inventors/Applicants (for US only): GUNNELS, Ronald, Lee [US/US]; 7082 E. Farm Road, #164, Rogersville, MO 65807 (US). SNIDER, Jeffrey, R. [US/US]; 3668 W. Maplewood, Springfield, MO 65807 (US). BUTTRAM, Darrel, C. [US/US]; Route 2, Box 217B, Crane, MO 65633 (US).
- (74) Agents: PERREAULT, Donald, J. et al.; Lorusso & Loud, 440 Commercial Street, Boston, MA 02109 (US).

(81) Designated States: AL, AM, AT, AU, AZ, BB, BG, BR, BY, CA, CH, CN, CZ, DE, DK, EE, ES, FI, GB, GE, HU, IS, JP, KE, KG, KP, KR, KZ, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, TJ, TM, TR, TT, UA, UG, US, UZ, VN, ARIPO patent (KE, LS, MW, SD, SZ, UG), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, ML, MR, NE, SN, TD, TG).

Published

Without international search report and to be republished upon receipt of that report.

(54) Title: A BRUSHLESS DC MOTOR ASSEMBLY

(57) Abstract

A brushless dc motor assembly including a brushless dc motor, and a control board having at least one output connected to a stator winding of said brushless de motor for providing current flow to said stator winding. Control electronics on the control board control current flow to said stator winding using a microprocessor and based on desired motor operating characteristics. The control electronics include a housekeeping power supply for providing a stable 5v DC signal from a rectified AC line voltage. The control electronics also include a MOSFET output amplifier having a power zener diode connected to the drain thereof, said power zener dissipating temporary back emf resulting from switching of said MOSFET from an on to an off state. A hall device mounted to a stator of said brushless dc motor is also provided. The hall device provides a signal representative of the rotational speed of a rotor of said motor to the control board. The control electronics on said control board control said current flow to said stator winding responsive to said signal from the hall device. The control board is preferably attached to a heatsink whereby the heatsink is attached to MOSFETS on said control board for dissipating heat generated by said MOSFETS.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AM	Armenia	GB	United Kingdom	MW	X4-4 1
AT	Austria	GE	Georgia	MX	Malawi
ΑU	Australia	GN	Guinea		Mexico
BB	Barbados	GR	Greece	NE NL	Niger
BE	Belgium	HU	Hungary		Netherlands
BF	Burkina Faso	1E	Ireland	NO	Norway
BG	Bulgaria	ir	Italy	NZ	New Zealand
BJ	Benin	JP	-	PL	Poland
BR	Brazil	KE	Japan Kanasa	PT	Portugal
BY	Belanis	KG	Kenya	RO	Romania
CA	Canada	KP	Kyrgystan	RU	Russian Federation
CF	Central African Republic	IN.F	Democratic People's Republic	SD	Sudan
CG	Congo	KR	of Korea	SE	Sweden
СН	Switzerland		Republic of Korea	SG	Singapore
CI	Côte d'Ivoire	KZ	Kazakhstan	SI	Slovenia
CM	Cameroon	u	Liechtenstein	SK	Slovakia
CN	China	LK	Sri Lanka	SN	Scnegal
CS	Czechoslovakia	LR	Liberia	SZ	Swaziland
CZ	· · · · · · · · · · · · · · · · · · ·	LT	Lithuania	TD	Chad
	Czech Republic	LU	Luxembourg	TG	Togo
DE DK	Germany	ĹV	Latvia	TJ	Tajikistan
	Denmark	MC	Monaco	17	Trinidad and Tobago
EE	Estonia	MD	Republic of Moldova	UA	Ukraine
ES	Spain	MG	Madagascar	UG	Uganda
FI	Finland	ML	Mali	US	United States of America
FR	France	MN	Mongolia	UZ	Uzbekistan
GA	Gabon	MR	Mauritania	VN	Viet Nam
					11000

A BRUSHLESS DC MOTOR ASSEMBLY

2

3

4

5

. 1

Field of the Invention:

The present invention relates to a brushless dc motor assembly, and more particularly, to a brushless dc motor which is capable of receiving AC input from a wall outlet or other source.

7

8

6

Background of the Invention:

9 Brushless DC motors are widely used in due to their simplicity of design, and high efficiency. Difficulty has been encountered, 10 however, in adapting brushless dc motors for receiving an AC input. 11 12 To do this, the common approach has been to provide the motor with an externally mounted rectifier circuitry, typically including a 13 14 step-down transformer. This construction, however, causes a significant increase in the overall size of the device which, of 15 course, is undesirable in many applications. In addition, wide 16 17 variations in AC input voltage to rectifier circuitry results in wide variations in the DC input to the motor, thus affecting motor 18 performance and controllability. Finally, existing brushless dc 19 20 motors are only capable of operating under relatively low power, 21 e.g. 5 watts.

In view of these and other disadvantages of the prior art, there is a need in the art for a brushless dc motor which is capable of being powered by an AC source (e.g. a common wall outlet) and is efficient, compact, and cost effective.

26

22

23

24

25

Objects of the Invention

- Accordingly, it is an object of the present invention to
- 3 provide a brushless dc motor which is capable of operating from an
- 4 AC input source.

1

- 5 Another object of other present invention is to provide a
- 6 brushless dc motor which operates at high power levels.
- Yet another object of the present invention is to provide a
- 8 brushless dc motor which includes a control board for allowing
- 9 customized control of motor parameters.
- 10 Still another object of the present invention is to provide a
- brushless dc motor having an internal house keeping power supply
- which is capable of providing a stable DC voltage to control
- electronics over a wide range of AC input voltages.
- Still another object of the present invention is to provide a
- 15 brushless dc motor having internal motor drive electronics
- 16 including a power zenor diode for eliminating the detrimental
- 17 effects of back EMF from the motor.
- Still another object of the present invention is to provide a
- 19 brushless dc motor having control and drive electronics including
- 20 MOSFETS for increasing efficiency and a heat sink for dissipating
- 21 heat generated by the MOSFETS.
- 22 Still another object of the present invention is to provide a
- 23 brushless dc motor having a rotor shaft with a plastic or ceramic
- 24 magnet and a bifiler wound stator.

Still another object of the present invention is to provide a brushless dc motor having a conduit box housing for the control electronics mounted on a heat sink.

These and other objects of the present invention will become apparent from a review of the description provided below.

.24

Summary of the Invention:

The present invention relates to a brushless dc motor assembly including a brushless dc motor, and a control board having at least one output connected to a stator winding of said brushless dc motor for providing current flow to said stator winding.

The control electronics on the control board control current flow to said stator winding based on desired motor operating characteristics. The control electronics include a housekeeping power supply for providing a stable 5v DC signal from a rectified AC line voltage, and a microprocessor for controlling output to the stator windings according to desired operating characteristics. The control electronics also include a MOSFET output amplifier having a power zener diode connected to the drain thereof, said power zenor dissipating temporary back emf resulting from switching of said MOSFET from an on to an off state.

A hall device mounted to a stator of said brushless dc motor is also provided. The hall device provides a signal representative of the rotational speed of a rotor of said motor to the control board. The control electronics on said control board control said current flow to said stator winding responsive to said signal from

the hall device. The control board is preferably attached to a heatsink whereby the heatsink is attached to MOSFETS on said control board for dissipating heat generated by said MOSFETS.

4

5 Brief Description of the Drawing:

A preferred embodiment of the invention is described below with reference to the following figures wherein like numerals

8 represent like parts:

9

10 FIG. 1: is a front view of a motor assembly according to the present invention.

12

FIG . 2: is a side view of a preferred rotor assembly according to the invention.

15

16 FIG . 2a is an end view of the rotor assembly of FIG. 2.

17

18 FIG . 3: is a side view of a second preferred rotor assembly
19 according to the invention.

20

21 FIG . 3a is an end view of the rotor assembly of FIG. 3.

22

FIG. 4: is a plan view of a salient-type stator winding useful in accordance with the invention.

25

1	FIG. 5:	is a plan view of a bifiler-type stator winding useful in
2		accordance with the invention.
3		
4	FIG. 6:	is a top view of a stator with a stator mounted hall
5		device according to the invention.
6		
7	FIG. 7:	is a side view of the stator with a stator mounted hall
8		device shown in FIG. 6
9		
10	FIGS. 8a-	8d: are successive views of a preferred hall effect
11		device assembly according to the invention.
12		
13	FIGS. 9:	is a block diagram of the control board electronics
14		according to the invention.
15		
16	FIG. 10:	is a detailed schematic of a preferred control board
17		according to the invention.
18		
19	FIG 11:	is a schematic of a preferred house keeping power supply
20		according to the invention.
21		
22	FIG 12:	is a schematic of a preferred low side drive circuit
23		including power zener according to the invention.
24		
25	FIG: 13:	shows an end view of a preferred heat sink assembly
26		according to the present invention.

1					
2	FIG: 14: shows an side view of the preferred heat sink assembly				
3	shown in FIG. 13.				
4					
5	FIG: 15: shows a top view of a preferred MOSFET retainer bar				
6	according to the present invention.				
7					
8	FIG: 16: shows an side view of the preferred MOSFET retainer bar				
9	shown in FIG. 15.				
10					
11	FIG: 17: Is an upper level flow chart showing the preferred logic				
12	flow of microprocessor software according to the				
13	invention.				
14					
15	FIGS 18-36: Are flow charts showing the preferred logic flow of				
16	the routines and subroutines of the microprocessor				
17	software according to the invention.				
18					
19	Detailed Description of the Invention:				
20	With reference to FIG 1, a preferred embodiment of a motor				
21	assembly 1 according to the present invention will be described				
22	in general terms with a more detailed description to follow.				
23	As can be seen, a brushless dc motor 2 is provided having a				
24	conduit box 3, and a heat sink 4 attached thereto. The heat sink				
25	4 is attached to a control board 5 which is fastened inside the				
26	conduit box. The control board includes electronic circuitry for				

providing rectification of an AC input (not shown) provided through . 1 a cut-away lead exit 6, and for controlling excitation of the stator field windings. Based on feed back control signals and user-defined parameters, control electronics on the control board create and maintain specific motor operating characteristics, e.g. speed, torque, or current, according to desired specifications. To allow for dissipation of heat from power elements on the control board 5, i.e. MOSFETS, a space 7 is provided between the heat sink 4 and the control board 5.

.24

Turning to FIGS. 2-2a, the rotor assembly 8 of the motor 2 includes a shaft 9 and a known permanent magnet 10 fixed about a rotor core 11. Known drive bearings 12, 13, e.g. ball or sleeve bearings, are provided on either end of the rotor shaft to provide bearing surfaces. As is know to those skilled in the art, the permanent magnet 10 may be of either the plastic or ceramic type depending on desired motor characteristics. Generally, however, plastic magnets display lower field strength than ceramic magnets. In the case of a plastic permanent magnet, as shown in FIGS. 2-2a, the magnet is arranged such that the rotor core 9 outer diameter matches the magnet 10 inner diameter, and the rotor core and magnet are flush on both ends 14, 15 of the rotor core 10.

Where a ceramic permanent magnet is used, as shown in FIGS. 3-3a, four sections 16-18 of ceramic magnet are fixed circumferentially about the rotor core 11 to be 90 degrees offset from each other. In the preferred embodiment of a 3.3" motor

design, a space 20 of about .1" is allowed between each of the ceramic magnets.

3 As shown in FIGS. 4-6, the stator lamination is preferably a 4 3.3" shaded-pole configuration 23 produced by FASCO Industries of 5 Ozark, Missouri. The number of stacks and phase windings can be varied for individual user application. In the preferred 2-phase 6 motor design, the phase A 21 and phase B 22 coils may be wound in 7 a salient-type phase set up, as shown in FIG. 4, or in a bifiler 8 arrangement whereby the phase A 21 and phase B 22 coils are wound 9 10 on each pole, as shown in FIG. 5 (shading bands not shown). introduction of bifiler windings on the preferred stator 11 lamination, as shown, results in a more efficient motor which 12 converts current to force every 1/4 turn (90 degrees) of the motor. 13

In order to provide reliable control of the operating
characteristics of an electric motor, e.g. speed and torque,
various hall effect devices have been widely used in the art.
Hall effect devices are commonly mounted to an electric motor to
sense the rotational speed of the rotational speed o

19

20

21

22

23

24

25

26

sense the rotational speed of the rotor shaft, and to provide a control signal representative of the rotational speed for controlling the operating characteristics of the motor. In the present invention, the output of a hall device, which is representative of rotational speed, is supplied to the control board as a feedback control signal.

A crucial factor for efficient motor control, however, is stable orientation of a hall effect device to the stator windings of the motor. With the stability being a major concern, keeping in

8

1 mind production and efficiency, a stator mounted hall assembly 24,

- 2 as shown in FIGS 6 and 7 is preferred. Correct hall device 25
- 3 orientation requires proper positioning of the device within the
- 4 assembly housing 24, as well as stable placement of the assembly 24
- 5 on the stator 23.
- As shown in Fig 6, it has been determined that a fifteen
- 7 degree hall device lead angle A relative to the stator windings
- 8 (not shown) produces the most efficient motor operation. The
- 9 assembly 24 provides for this lead angle with the hall device 25
- placed off-center with respect to successive stator poles 26-29.
- 11 This arrangement combined with direct stator-mounting of the
- assembly 24, virtually guarantees stable orientation of the hall
- device to the windings. Advantageously, the assembly is unaffected
- 14 by alignment of sleeve, endplate or other peripheral motor
- 15 components.
- Referring also to FIG 6, the assembly includes male-end
- connector legs 30,31 with respect to the stator, conveniently
- 18 taking advantage of existing female-end conversions, specifically
- a stator ground hole 32 and the space 33 between stator lamination.
- A preferred hall device assembly is shown in FIGS. 8A-8D. As can
- 21 be seen in FIG. 8A, the assembly includes a first leg 30 which is
- adapted to securely fit into the stator ground hole 32 (FIG. 6),
- and a second T-shaped leg 31 adapted to fit in the space 33 (FIG.
- 24 6) between the stator lamination. The vertical portion 34 of the
- T-shaped leg 31 fits in the space 33 between the lamination, while

the horizontal 35 portion rests against the inner surfaces 37 and 38 of the stator lamination.

3 The male-female attachment of the hall device assembly 24 to the stator 23 eliminates the need to affix the assembly with 4 rivets, screws, or other secondary devices. Attachment and removal 5 of the hall assembly are swift and convenient. In fact, the 6 assembly can be mounted using either ground hole 32 or 39 (FIG. 6) 7 8 or placed on the opposite side of the stator 40 for reversible motor application. Finally, the hall device 25 is contained within 9 the confines of the plastic assembly itself eliminating the 10 11 possibility of direct damage to the pliable leads 41.

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

Turning again to FIG. 1, the conduit box 3 may be formed in two embodiments depending on the space requirements of the application. The first embodiment is a metal or plastic conduit box 3 fastened to the motor sleeve, as shown in FIG. 1. arcuate bottom 42 of the conduit box rests against the motor sleeve 43 and is fastened thereto. A cut-away lead exit 6 is also provided for connecting AC input leads to the control board 5 through an appropriate connector. In the case of a metal conduit box, the box is spot welded to the sleeve 2, and the heat sink 4 is attached to the box with screws through screw holes 44 on either side 45, 46 of the box. An ABS plastic conduit box may be attached to the motor sleeve via two weld bolts with the heat sink snapped in place in the top of the box. The second conduit box embodiment is a stand-alone conduit box (not shown), and is used when remote electronics are necessary. The stand-alone conduit box is

connected to the motor by 18-24" leads, and can be made from either

- 2 plastic or metal.
- In either embodiment of the conduit box, the control board 5
- 4 is contained within the conduit box 3, and is attached to the heat
- sink 4. A block diagram of the preferred control board design is
- 6 provided in FIG. 9. The operation of the control board electronics
- 7 will be described, first in general terms, with a more detailed
- 8 description to follow.
- 9 As shown in FIG. 9, the AC input 47 passes to the AC-DC
- 10 converter 48 which is preferably a known bridge rectifier. Ripple
- 11 in the DC output 49 of the AC-DC converter is filtered by a
- 12 filtering network 50 comprising a simple parallel connected
- 13 capacitor. The filtered DC signal 51 is provided to the motor as
- 14 a common connection, and as an input to the housekeeping power
- supply 52. The housekeeping power supply, as will be described in
- 16 detail below, creates and maintains a steady +5V DC signal 53 for
- operation of the controller electronics 54.
- The controller electronics 54 include a microprocessor which
- 19 is programmed to create and maintain desired operating
- 20 characteristics and motor control from user defined input 65. The
- 21 controller electronics 54 provide input 62, 63 to the low side
- 22 drive electronics 55 to control the phase A and phase B winding
- currents 56, 57 provided by the lowside drive electronics to the
- respective stator windings 58, 59. The rotational speed of the
- 25 rotor shaft is monitored via a hall device 60 which provides the
- 26 controller electronics 54 with a feedback signal 61 representative

the rotational speed. Also, a feedback signal 64 is taken from the

2 lowside drive electronics 55 which is representative of the current

3 output to the motor. A microprocessor in the controller

4 electronics controls the phase A and phase B winding currents using

the combination of these two feedback signals 61, 64 and pre-

6 programmed, user-identified operating characteristics.

Turning now to FIG. 10, there is shown a detailed schematic of

a preffered embodiment of a control board according to the

invention. As shown, the AC input 47 is received into the control

board and rectified by a known AC-DC converter 48, preferably a

bridge rectifier. Ripple in the rectified AC is filtered by a

known filter network, e.g. by means of capacitor. The DC output of

the rectifier at 51 is provided as a common connection 66 to the

14 motor, and as the input to a house-keeping power supply (HKPS)

15 circuit 52.

24

25

26

5

16 Including the HKPS 52 in the design of the control board 17 eliminates the need for a step-down transformer as required in 18 prior art designs. As a result, the motor can be directly connected to a wall outlet without the use of a costly, space-19 20 consuming AC power supply. In addition, the HKPS can handle a 21 large variation in line (input) voltage without degrading the logic (output) voltage. This feat can be done without the addition of a 22 23 secondary regulator.

Referring particularly to FIG. 11, the input voltage at 51 to the HKPS 52 is considered 200 VDC maximum (160VDC with load). The resistor R2, preferably a 150k ohm/.25W device, limits the current

through the zenor diode VR1 which is a rated 500 mW element. The zenor diode VR1 must conduct at a voltage high enough to overcome the threshold voltage of the gate 67 of the MOSFET Q1, which for the preferred IRF630 MOSFET is 2-4 VDC. The zenor diode is reverse-biased at 9.1VDC. With the zenor diode in conduction, the MOSFET Q1 is on, and the drain 68 current flows allowing the capacitor C2 to charge.

.24

The capacitor C2 will charge until the MOSFET source 69 voltage is greater than the gate voltage (non-conduction MOSFET mode). This occurs when the combination of the gate threshold voltage of the MOSFET and the potential voltage of the capacitor C2 is greater than the zenor diode VR1 voltage. With the MOSFET off, the capacitor will discharge a discrete amount, until the MOSFET source voltage is less than the gate voltage. At this point, the MOSFET is on, and the process repeats itself. The diode CR2 at the drain 68 prevents back current from discharging the capacitor C2 in the event that the input voltage is lost. The end result is a MOSFET Q1 that continually switches on and off maintaining a relatively stable 5 VDC output 70 for the controller electronics.

The 5 VDC output is achieved as long at the input signal falls within an acceptable range determined by the performance parameters of the circuit elements, specifically the MOSFET. In this configuration, for an IRF630 MOSFET the input voltage can vary from 17-200VDC. As a result, the HKPS can handle a large variation in line voltage without effecting logic voltage. Another advantage of

this HKPS is its ability to "step-down" such a wide range of voltage (i.e. 200VDC to 5VDC).

3 Referring again to FIG. 10, several microprocessors can be 4 used according to the invention. Preferably, however a PIC16C71 5 microprocessor 12 available from Microchip Corporation of Chandler, 6 Arizona, USA is used based on cost, efficiency, and performance 7 characteristics. The microprocessor input 65 is user defined 8 depending on the application. The user i/o interface 52 is active 9 low with select bits provided to the user for control of motor 10 characteristics, e.g. speed and torque. Based on the user i/o, the 11 microprocessor 12 controls the phase A 71 and phase B 72 outputs to achieve the desired operating characteristics. The software for 12 13 the microprocessor logic used to control the phase A and phase B outputs will be discussed in detail below. 14

Referring particularly to FIG. 12, the phase A 70 and phase B 71 outputs of the microprocessor 12 are provided as inputs to the gates 73, 74 of driving MOSFETS Q4, Q3 in the low side drive electronics 55. Since there are two phases to the motor, two driving MOSFETS Q4, Q3 are used, one for each phase. Two diodes CR3, CR4 are placed in series with each driving MOSFET to prevent back current from one driving MOSFET to the other.

15

16

17

18

19

20

21

22

23

24

25

26

A power zenor diode 75 is incorporated into the low side drive electronics 55 to account for a momentary increase of voltage (1200 VDC) at the drains 76, 77 of the driving MOSFETS due to back EMF caused by the switching action of the driving MOSFETS. This effect is inherent in a bifiler wound motor (phase-shared magnetic fields

due to opposed windings on each pole) unlike a motor with salient

poles. In order for the driving MOSFETS to control drain current,

3 the back EMF must be managed. This management concept is

4 accomplished with the application of a zenor diode configuration

75 capable of high-power dissipation (hence the name "power

6 zenor").

.24

The voltage at the source of the MOSFETS is 200VDC maximum (160VDC nominal); approximately 400VDC is the maximum desired output voltage at the drain. To accomplish this, the zenor diode VR2 is rated at 180V. While the driving MOSFETS Q3, Q4 are operating (one is off and the other is on) there is no current through the power zenor 75 (i.e. voltage at power zenor MOSFET Q2 drain 78 is less than 400VDC).

At the point when the driving MOSFETs switch from on to off, the voltage at the drain 78 of the power zenor MOSFET Q2 rapidly increases resulting in a reverse-biased zenor diode VR2. Since the zenor diode voltage VR2 is constant at this time, any excessive voltage applied to the MOSFET drain is dissipated through the MOSFET rather than the zenor diode VR2. The zenor diode VR2 clamps the voltage at the drain 78 equal to the zenor diode voltage plus the 200VDC at the source (gate threshold voltage must be considered but at 2-4VDC is negligible). The power zenor 75 conducts until the switching action of the driving MOSFET is accomplished and the resulting increased voltage resonates back to an acceptable level.

Where a 115 VAC input (i.e. from a wall outlet) is not desired, a power zenor configuration 75 may not be needed. For

input voltages up to 100VDC or 70VAC a different configuration can be utilized. Because the zenor diode VR2 can handle power dissipation at this level, the extra MOSFET Q2 in the power zenor configuration is no longer needed. Instead, a zenor diode VR2 (with accompanying protection diode) is placed between the drain and gate of each driving MOSFET Q3,Q4.

In the preferred embodiment of the invention, the aluminum heat sink 4 is provided for dissipating heat produced by the power devices (i.e. four MOSFETS Q1-Q4) contained on the motor control board 5. Referring to FIGS 13-14, it has been found that production efficiency and overall cost is improved by aligning all four MOSFETS Q1-Q4 above and to one side of the control board 5. The heat sink 4 dissipates most of the heat through the fins 79 below the board 5 which is positioned within a slots 80, 81 on either side of the heat sink. One side 82 of the heat sink extends above one side of the control board 5 for MOSFET attachment.

With this configuration, several desirable results are accomplished. First, with the MOSFETs above the control board, the board itself can be wave-soldered with the MOSFETs in place. This eliminates the additional step of hand-soldering the MOSFETs to the board (as is necessary when these devices are attached to the heat sink below the board). Second, the MOSFETs Q1-Q4 are connected to the heat sink via a Teflon plastic or aluminum retainer bar 83, shown particularly in FIGS. 15 and 16. The MOSFETs are secured to the heat sink underneath extension 84 of the bar 83. The bar, in turn, is held in place against the heatsink 4 with only two screws

through holes 85, 86 in the bar and holes 87,88 in the heat sink 4, instead of an individual screw for each MOSFET. Finally, by placing the MOSFETs in this above-board configuration additional

4 space is afforded to the control board for circuit design.

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

Turning again to FIG. 10, to control the phase A and phase B winding currents, the microprocessor 12 receives feedback from the hall device 60, and from a lowpass filter/op amp circuit 89. The hall device 60 provides a signal which is representative of the rotational speed of the rotor shaft 9. The low pass filter is connected to the sources 90, 91 of the driving MOSFETS Q4, Q3 to obtain a current signal at 92 representative of the driving current. The difference between this signal, and a signal at 95 representative of the operational amplifier output at 93, is amplified by the op amp 94 and provided as a feedback input to the microprocessor 12. The output of the op amp at 93 increases, therefore, with increasing drive current. The microprocessor 12 uses the hall device signal 61 and the op amp feed back signal at 93 to control the torque (rotational speed x current), rotational speed, and/or current of the motor by adjusting the phase A and phase A outputs in response to sensed changes.

FIGS. 17 is a basic flow chart for the software which is preferably used in the microprocessor 12 to control motor parameters. The software may be customized to control several motor parameters according to user desired performance.

With reference to FIG. 17, upon power up 90 the microprocessor self test 91 is initiated by the software to verify the integrity

The software then

performs

an

1

of

the

microprocessor.

initialization routine 92, a three pole switch routine 93 to 2 determine the status of a user defined/controlled switch inputs 3 223, and a soft start routine 94 to slowly ramp up the speed of the 4 rotor. A Main Setup routine 95 is then initiated to set flags and 5 registers used in the main routine 96. The main routine 96 6 executes various user specific applications 97 in combination with 7 standard subroutines 98 to control speed, torque, current, and/or 8 volume flow output 225 based on user input and feedback signals 9 10 224. The timer interrupt routine 99 is used in connection with the 11 12 main routine and the soft start routine to provide a timed interrupt for incrementing counters, saving data, setting flags, 13 etc. The timer interrupt routine includes a timer subroutine 100 14 for determining necessary speed adjustments and performing 15 16 necessary speed changes. A Pulse Width Modulation (PWM) Interrupt 17 101 operates in connection with the Main Routine for counting hall edges and controlling the pulsing of the phases for speed control. 18 Finally, motor shut down is performed by either a hard brake 102 19 20 routine or an instant shut down routine 103. The Hard Brake 102 21 routine responds to the hard brake flag to shut down the motor with 22 very little coasting. The instant shutdown 103 routine allows the 23 motor to coast to a stop. 24 Two assembly language code program listings specific to the 25 preferred Microchip PIC16C71 are attached hereto. These programs listings contain preferred versions of the routines 26

applications described below. One program is designed to implement

2 a constant CFM in a particular application, and the other is

3 designed to create a constant RPM. Changes in these specific

4 applications are required based on required operating

5 characteristics, as will be apparent to those skilled in the art.

6 Nonetheless, the standard routines set forth in the listings remain

relatively unchanged from application to application.

8 Turning now to FIGS. 18-36, a detailed explanation of each

routine will follow. With reference now to FIG. 18, the Initialize

Routine 92 defines constants 104, defines register addresses 105,

defines interrupts and code origins 106, defines I/O ports 107,

defines interrupts and the pre-scaler 108, initializes the timer

13 109, and clears all remaining registers 110.

The switch routine 93, as shown in FIG. 19, is initiated to

determine the status of the user input for controlling motor start

up. The SELECT, SELECT INPUT 0, and SELECT INPUT 1 inputs to the

Switch Routine are user defined based on the application.

Alternatively, an external three-position switch may be provided to

allow external control of these processor inputs for user control

of motor operation.

7

9

10

11

12

15

16

17

19

The switch routine first determines if the select input 115

22 has been set low. If not, then soft start routine 94 is initiated.

23 If so, then if speed input 0 is low and speed input 1 is high 116,

24 then the soft start routine 94 is initiated. Otherwise, the

25 routine ends 114 and the motor will not start. For virtually all

26 applications, the motor/controller will not operate when the user

controlled three-position switch is in the middle position, and will operate in the low or high positions.

The soft start routine 94 follows the switch routine 94 and 3 slowly ramps up the motor from a stopped rotor position by pulsing 4 the phases on and off (PWM), resulting in a softer start up and 5 less noise. An added feature is an increasing variable torque 6 7 factor which allows the motor to start up under heavier loads and 8 colder temperatures. Speed is increased in this routine by changing the duty cycle of the PWM, thus creating more torque as 9 10 the speed of the motor increases.

11 Referring to FIGS. 20 and 21, the soft start routine begins by initializing the PWM counter 117. The hall signal 119 is then 12 checked 118 for a high or low condition. If the hall signal is 13 low, phase A processor output is selected for pulse width 14 15 modulation (PWM) 120, phase B output 121 is set low, and rising hall edge detection is set 123. If the hall signal is high, 16 phase B is selected for PWM 124, phase A is set low 125, and 17 18 falling hall edge detection is set 126.

One PWM is then performed 127. The bus voltage input 129 is then checked. If the bus voltage is below minimum 128, then a timeout flag is set 130. If it is not below minimum, then the current sense input 131 is checked 132 to determine if it is above maximum. If the maximum current sense is exceeded a timeout flag is set 133.

Next, the hall signal 134 is checked 135 to determine if the next hall edge has been received. If so, the routine loops back to

1 the beginning. If not, the PWM counter is checked 136 to see if it

- 2 is equal to zero. If PWM counter does not equal zero, the routine
- 3 loops back to perform one PWM. If the PWM counter equals zero, the
- 4 soft start timer is checked 137 to determine if it has expired. If
- 5 the timer has expired, the routine proceeds to the main setup 95.
- 6 If not, the routine loops back to the beginning.
- 7 A Timer Interrupt routine 99 is used in connection with the
- 8 main routine and the soft start routine 94. The Interrupt is
- 9 activated based on the 1:256 prescaler, which means it occurs every
- 10 65,536 microseconds. Every fifteenth time through this interrupt,
- approximately one second has elapsed, thus triggering the tasks of
- incrementing the seconds counter, saving the hall edges per second,
- and setting a calculation flag (if necessary), and calling a timer
- 14 subroutine (if necessary). The timer subroutine performs a
- comparison of registers to determine rotor speed adjustment. This
- 16 routine is called from the timer interrupt and performs the
- 17 necessary speed changes.
- Referring to FIG. 22, the Timer Interrupt routine flow depends
- on the status 138 of the soft start routine 94. While the soft
- 20 start is proceeding, the timer interrupt routine checks to
- 21 determine whether the motor is in the desired operational window
- 22 139 . If not, the routine increments or decrements the PWM counter
- 23 appropriately 140 and sets the timeout flag 141. If the
- operational window has been, then the timeout routine determines if
- one second has expired 144. If not, the routine ends 146. If one

second has not expired, the speed and set up variables are saved,

- 2 and the timer is reset before the routine ends 145.
- 3 If the soft start routine is finished, then the Timer
- 4 Interrupt routine checks the PWM counter to determine if it is less
- 5 than or equal to the destination PWM value 142. If it is not, then
- 6 the PWM counter is decremented 143. If it is, then the Timeout
- 7 Routine determines if one second has expired 144. If not, the
- 8 routine ends 146. If one second has not expired, the speed and set
- 9 up variables are saved, and the timer is reset 145 before the
- 10 routine ends 146. A timer subroutine is called from the timer
- 11 interrupt in most applications to perform the necessary speed
- 12 changes. Referring to FIG. 23, the timer subroutine compares a
- 13 predefined theoretical value of the current, bus voltage, torque,
- speed, or any calculated value, to the actual value calculated
- value to determine the speed change 147. If the values are equal
- 16 148, then the routine returns to the Timer Interrupt routine 99.
- 17 If the theoretical and actual values are different, then the Timer
- 18 Subroutine determines the increment or decrement to speed via PWM
- 19 149. The necessary changes to the PWM are performed 150, and the
- 20 flow returns to the Timer Interrupt routine 99.
- Referring to FIG. 24, a Main Setup routine 95 follows he soft
- 22 start 94 to prepare for the main processing depending on user
- 23 defined operating characteristics. In this routine, user defined
- 24 variables are initialized 151 the flow proceeds to the main
- 25 processing routine 96. Also, flags are set, and the global

interrupt enable is set. Flags may be set here for OWC output on/off and for a hard brake or natural coast stop.

3 Referring again to FIG. 17, the Main Routine contains 96 several routines 98 and calls various applications 97 according to 4 desired user specifications. Depending on user requirements, 5 within the main routine may be applications for creating variable 6 speed 152, selectable speeds 161, variable current 153, variable 7 8 torque 154, constant speed 160, constant current 156, constant 9 torque 155, constant volume flow 158, selectable speeds 161, and/or for following a curve or table may be accessed 159. Routines used 10 within the main routine in connection with these applications 11 12 include, a Pulse Width Modulation (PWM) Interrupt Routine 101, a Maximum/Minimum Routine 162, Transition Routine 163, A/D Routine 13 164, Calculation Routine 165, and a Table Lookup Routine 166. 14

The PWM Interrupt routine 101 activates a motor controlling Interrupt on a hall edge. The first task is to determine the correct phase to fire. The selected phase is then pulsed on and off eight times, with forty-microsecond pulses, to soften current change. For speed control, the phase is off for a varying amount of time, and then turned on off the remaining time until another hall edge is received. A count of hall edges per second is also done here.

15

16

17

18

19

20

21

22

23

24

25

26

Referring to FIGS. 25 and 26, the PWM interrupt 101 begins with initialization of the PWM counter 167. The hall signal 169 is then checked for a high or low condition 168. If the hall signal is low, phase A processor output is selected for pulse width

1 modulation (PWM) 173, phase B output is set low 174, and rising

- 2 hall edge detection is set 174. If the hall signal is high, phase
- B is selected for PWM 170, phase A is set low 171, and falling hall
- 4 edge detection is set 172. In some applications where full power
- is not desired, an additional step 178 is performed to determine if
- 6 the user has required a skip of phase PWM for a preset number of
- 7 hall edges. If so, the flow proceeds to the end of the routine
- 8 190.
- One PWM is then performed 180. The bus voltage input is then
- 10 checked 182. If the bus voltage 181 is below minimum, then a
- 11 timeout flag is set 183. If it is not below minimum, then the
- 12 current sense input 184 is checked 185 to determine if it is above
- 13 maximum. If the maximum current sense is exceeded a timeout flag
- 14 is set 186.
- Next, the hall signal 188 is checked 187 to determine if the
- next hall edge has been received. If so, the routine loops back to
- the beginning 101. If not, the PWM counter is checked to see if it
- 18 is equal to zero 189. If PWM counter does not equal zero, the
- 19 routine loops back to perform one PWM 180. If the PWM counter
- 20 equals zero, the PWM Interrupt Routine ends 190.
- The Minimum/Maximum routine 162 is performed to checked to see
- 22 that the bus voltage, current sense, and rotor speed are within a
- 23 particular range, otherwise an instant shutdown is performed.
- 24 These checkpoints are determined by the user. Referring to FIG.
- 25 27, the Minimum/Maximum routine 162 checks the minimum and maximum
- 26 limits on bus voltage, speed and current 191. If a limit has been

exceeded 192 then the Instant Shutdown routine is performed 103.

2 If the limit has not been exceeded, then flow returns to the Main

3 Routine 96.

The instant shutdown routine 103 turns the phase outputs off and waits for the switch to be cycled off then back on, which restarts the microprocessor. The motor will coast to a stop unless the switch is cycled. Referring to FIG. 28, the instant shutdown routine 103 disables all interrupts 193, turns both phases 196 off 194, and sets OWC 197 low 195. Instant Shutdown then determines 198 if Speed Input 0 is low and Speed Input 1 199 is low. If so, then the flow returns to beginning 90 to restart the microprocesor. If not, then flow loops back to the beginning of the Instant Shutdown routine 103.

A Hard Brake Routine may also be called by the main routine in some application to turn off both phases if a hard brake flag is set. Opposite phases are selected and pulsed on and off every three microseconds to slow the rotor down dramatically. The phases are alternated between hall edges until the time elapsed between two hall edges is large enough to represent a stopped rotor. Very little coasting occurs, if any.

Referring to FIG. 29, the Hard Brake Routine 102 turns interrupts off 200, and checks the hall position 201. Opposite phases are pulsed in three microsecond pulses 202. When the time between two hall edges is between a user-defined, pre-set number of counts, the shut down routine is executed 203.

The transition routine controls flags and handles delays between switching. When switching to the off position after soft start, there is a two second delay before instant shutdown. When switching from high to low or vise versa, there is an eight second transition period where calculations and some tests are skipped to allow motor performance changes. In some applications, set points are needed, such as constant speed, constant current, and constant torque. These are set when an optional three-position user operated switch is thrown.

Referring to FIG. 30, the Transition Routine 163 first determines whether the three-position switch 205 has changed position 210. If not, then the transition flag is cleared after 8 seconds 209 and flow is continued to the main routine 96. If the switch position has changed, the Transition routine sets variables/flags to reflect the change 204, sets the off flag if the switch is in the off position 206, clears the off flag if the switch is changed from "off" in 2 seconds or less 207, transfers flow to the shutdown routine if the switch is off for more than 2 seconds 208.

The A/D routine performs and controls A/D conversion of analog input signals. All A/D conversions are based on the bits in the PCYCLE register which starts at zero. If the LSB bit is zero, the last A/D conversion is saved and the next conversion is setup based on bits one and two. If the LSB bit is one, the twenty microsecond A/D conversion is started. In all cases the PCYCLE register is

incremented for proper execution on the following loop through the main routine.

Referring to FIG. 34, the A/D routine 164 checks the PCYCLE value and branches 212 based on PCYCLE to: (1) save speed/setup bus voltage; (2) save speed/setup current; (3) save bus voltage/setup speed; (4) save current/setup speed; or (5) perform conversion. The A/D routine then increments PCYCLE 213 and returns flow to the Main Routine 96.

The calculation routine is required in applications such as the constant and variable torque applications. The calculation routine can be located anywhere in the main routine but is usually found after the A/D routine. A calculation flag is set in the Timer Interrupt to determine how often the calculation is to be performed. Calculations are usually not performed during a switch transition period. Referring to FIG. 35, the flow of the calculation routine 165 for torque is shown. First, the Calculation Routine loads the number of Hall edges per second and stores the value 214. The routine then loads the number of current base on an A/D conversion 215, and multiplies the hall edges by the current to determine torque 216. Flow is then passe back to the main routine 96.

The table look up routine is required by some applications to determine the proper rotor speed, such as applications for creating constant volume flow, following a curve/table, or possibly selectable speeds. Referring to FIG. 36, the Table Lookup routine loads or calculates an index 217 and then calls a table 218. The

table location is loaded 219, the index value is added 220 and

- 2 moved into the program counter 221, and flow is returned to the
- 3 table lookup 22. The table lookup then returns flow to the Main
- 4 Routine 96.
- 5 Turning again to FIG 17, a brief description of the user
- defined applications 97 executed in the main routine with the above
- 7 described routines is provided below
- 8 <u>Variable speed</u> Speed is adjusted through a potentiometer
- giving a true variable speed within the resolution of the
- 10 potentiometer A/D conversion. The potentiometer value is saved
- 11 directly into the varying delay register so that no timer
- subroutine is needed to determine speed change. Calculations or
- 13 calculation flags are not needed.
- 14 <u>Variable current</u> Current is adjusted through a potentiometer
- 15 giving a variable current within the resolution of the
- potentiometer and current A/D conversions. The potentiometer value
- is saved directly into the theoretical current register and is
- 18 compared to the actual current to determine speed change. This
- 19 requires a timer subroutine. Calculations or calculation flags are
- 20 not needed.
- 21 <u>Variable Torque</u> Torque is adjusted through a potentiometer
- giving a variable torque within the resolution of the potentiometer
- current and current A/D conversions and of the error counting the
- hall edges per second. The potentiometer value is saved directly
- 25 into the theoretical torque register and is compared to the
- calculated torque value to determine speed change. This requires

a timer subroutine, a torque calculation routine, and a calculation

- 2 flag.
- 3 <u>Constant Speed</u> Speed is set in the transition routine where
- 4 the value is saved directly into the theoretical speed register and
- is compared to the actual speed value to determine speed change.
- 6 This requires a timer subroutine. Calculations, calculation flags,
- 7 and potentiometer A/D conversion are not needed.
- 8 <u>Constant Current</u> Current is set in the transition routine
- 9 where the value is saved directly into the theoretical current
- 10 register and is compared to the actual current value to determine
- 11 current change. This requires a timer subroutine. Calculations or
- 12 calculation flags are not needed.
- 13 <u>Constant Torque</u> Torque is set in the transition routine
- 14 where the value is saved directly into the theoretical torque
- 15 register and is compared to the calculated torque value to
- determine speed change. This requires a timer subroutine, a torque
- 17 calculation routine, and a calculation flag.
- 18 <u>Constant Volume Flow</u> For constant CFM, actual torque is
- 19 calculated in the main routine. This value is used in a table
- 20 lookup to determine the theoretical rotor speed for that particular
- 21 torque. This theoretical speed is compared to the actual speed
- value to determine speed change. This requires a timer subroutine,
- 23 a torque calculation subroutine, a calculation flag, and a torque
- 24 /speed lookup table.
- 25 <u>Selectable Speeds</u> By using a lookup table and several input
- lines, a variety of combinations can be used for selectable speed

1 control. The selected speed value is compared to the actual speed 2 value to determine speed change. This routine requires a timer 3 subroutine. Calculations, calculation flags, and potentiometer conversion are not needed. This routine is very similar to 4 5 constant speed. 6 Follow Curve/Table - Any equation can be put in table format 7 and followed based upon speed, current, torque, etc. One dependent 8 value is found in a table based on another independent value. These values can be compared to determine speed change. 9 requires a timer subroutine, possibly a calculation routine, a 10 11 calculation flag, and a lookup table. 12 The embodiments which have been described herein are but some 13 of the several which utilize this invention and are set forth here 14 by way of illustration but not of limitation. It is obvious that 15 many other embodiments which will be readily apparent to those 16 skilled in the art may be made without departing materially from the spirit and scope of this invention. 17 18

19

```
DESCRIPTION Two Speed Constant RPM -
                    - Soft start with progressive torque
                    - Hard brake or natural coast stop

    Max/Min speed, bus voltage, and current sense monitor
    Two Speed Settings (Low/High)

                    - Low Speed Every Other Phase/High Speed Every Phase
                    - Variable Speed Compensation
  ; REGISTER/BIT ADDRESSES
 Predefined Register Addresses
 LIST P-16C71
                                     ; Identifies PIC16C71
 PIC71
          equ
                   0h
                                     :16C71 Special-purpose registers
 INDF
          equ
                   0h
 RTCC
          equ
                   1h
 OPTION
          equ
                   01h
 PCI.
          equ
                   2h
 STATUS
          equ
                    1h
 FSR
          equ
                   4h
 PORTA
          equ
                   5h
 PORTB
          equ
                   6h
 PORTC
          equ
                   7h
 ADCONO
          equ
                   θħ
 ADCON1
          equ
                   08h
 ADRES
          equ
                   9h
 PCLATH
          equ
                   QAh
 INTCON
          equ
                   OBh
 TRISA
          equ
                   05h
 TRISB
          equ
                   06h
 IRP
          equ
                   7h
                                     :16C71 STATUS bits
 RP1
          equ
                   бh
 RPO
          equ.
                   5h
TO
          equ
                   4h
 PD
          equ
                   3h
          equ
                   2h
CC
          equ
                   1h
CARRY
          eq:
                   0h
GIE
          €QU
                   7h
                                    :16C71 INTCON register bits
ADIE
          eq::
                   6h
TOIE
          equ
                   5h
INTE
          equ
                   4h
RBIE
         equ
                   3h
TOIF
          eq:
                  2h
INTF
         egu
                  1h
RBIF
         equ.
                  0h
ADC31
         eq:
                   7h
                                    ;16C71 ADCNO register bits
ADCSO
         equ
                  6h
CHS1
         equ
                  4h
CHSO
         equ
                  2h
ADGO
         equ.
                  2h
ADIF
         equ
                  2h
ADON
         eq::
                  0h
PCFG1
         equ
                  1h
                                    :16C71 ADCN1 register bits
PCFGC
         eq:
                  0h
INTEGS
         eq:
                  áh
                                    :16C71 OPTION register bits
; PORTE register pits
HALL
         8G::
                                    :Hall Signal Input
351::1
                  1.h
2.h
         *$:
                                    :Set Speed Input MSB
:Set Speed Input LSB
3$1::C
         802
OHC
         #q::
                  2h
                                    :Operational Window Correct
245
         ec_
                  4h
                                    ; Phase 3 Output
FMA
                                   ;Phase A Output
;Speed Select
         220
                  Ēħ.
SELECT:
        #C.
                  ēt.
:BITRES register cits
```

```
OFFSWTC equ
                                   :Off Switch Flag
                  0h
TRANS8 equ
HIGHLOW equ
                                   :8 Second Transition Flag
:High/Low Speed Flag
                 lh
                  2h
SLOWEST equ
                                   ;Slow Or Fast Speed Transition Flag
HBRAKE equ
OHCFLAG equ
                  4h
                                   :Hard Brake On/Off Flag
                                   ONC Flag
                  6h
SFTSTRT equ
                                   ;Soft Start Flag
:BITREG2 register bits
Define General Purpose Registers
H_BYTE equ
L_BYTE equ
                  0Ch
                                   :High Byte Of 16-bit Result
                  ODh
                                   ; Low Byte Of 16-bit Result
PCNTRO equ
                 10h
                                   : PWM Counter LSB
PSTORO equ
                 11h
                                   ; PWM Storage LSB
       equ
THEO1
                 12h
                                   Theoretical MSB
THEOO equ
PCYCLE equ
                 13h
                                   :Theoretical LSB
                 14h
                                   ; PWM Cycle Counter
TCNTR
        equ
                 15h
                                   :Timer Counter
SECCITR equ
                 16h
                                   :Seconds Counter
HCNTR1 equ
HCNTR0 equ
HSTOR1 equ
HSTOR0 equ
                 17h
                                   :Hall Edges Counter MSB
                 18h
                                   :Hall Edges Counter LSB
                                   :Hall Edges Storage MSB
                 19h
                                   ;Hall Edges Storage LSB
                 1Ah
         equ
                 1Bh
                                   :Bus Voltage Value (A/D)
CSACTL equ
BITREG eq.:
                                   ;Current Sense Actual Value
                 1Ch
                                   Bit Register For Lcop Control
                 1Dh
BITREG2 equ
                                   ;Bit Register For Loop Control 2
                 1Eh
PHASE equ
                 1Fh
                                  ;Select Phase A Or B
WSAV
                                  ;Save Value Of W Register
;Save Value Of Status Register
        equ
                 20h
STATSAV equ
                 21h
SPDADJ equ
                 22h
                                   ; Speed Adjustment
TEMP1
                                   Temporary Register 1
Temporary Register 2
General Counter 1
        equ
                 23h
TEMP2
        equ
                 24h
CNTRI
        equ
                 25h
CNTR2
       equ
                 26h
                                   General Counter 2
;-----
; CODE ORIGINS
; -----
:Establish Program Origin And Interrupt Vectors
        otá
                 OOh
         goto
                                  :reset vector
3
        org
                 04h
        goto
                 Int_7
                                   ;interrupt vector
        Org
                 10h
                                   start of code
;-----
; INITIALIZE REGISTERS
; -------
:Initialize Page 1 Registers
Start
        bsí
                 STATUS, REG
                                   ;select pgl registers
                                  set port A I/O (l=input)
set port B I/O (l=input)
        movlw
                 p'00011111'
        movw:
                 TRISA
         moviv
                 E'11300111'
                                   send values to port 3 :change AIN3 to Vref for A/C
        TOVVÍ
                 TRISE
         movie
                 #0000111.
                                   :set ADCCH1 register
         mover
         mov:w
                                  select prescales, times and INT edges
                 OFTION
        DOV# 1
                                   :set OPTICH register
Clear Variables
```

```
;
                STATUS, RPO
        bcf
                                 ;select pg0 registers
        clrf
                PORTA
                                 ;clear
        clrf
                PORTB
                                 ;clear
        clrf
                ADCCN0
                                 ;clear
        clrf
                ADRES
                                 :clear
        clrf
                PCLATH
                                 ;clear
        clrf
                 INTCON
                                 :clear
        clrf
                TCNTR
                                 ;clear
        clrf
                PCNTRO
                                 :clear
        clrf
                PSTORO
                                 :clear
                THEO1
        clrf
                                 :clear
        clrf
                THEO0
                                 :clear
        clrf
                HCNTRO
                                 ;clear
        clrf
                HCNTR1
                                 :clear
        clrf
                HSTORO
                                 clear
        clrf
                HSTOR1
                                 :clear
        clrf
                CSACTL
                                 :clear
        clrf
                PCYCLE
                                 ;clear
                PHASE
        clrf
                                 ;clear
        clrf
                WSAV
                                 ;clear
        clrf
                STATSAV
                                 ;clear
        clrf
                SECCNTR
                                 ;clear
        clrf
                BITREG
                                 clear
        clrf
                BITREGE
                                 ;clear
        clrf
                TEMP1
                                 :clear
        clrf
                TEMP2
                                 ;clear
        clrf
                CNTR1
                                 :clear
        clrf
                CNTR2
                                 :clear
;Initialize Variables
        moviv
                 .15
                                ;set timer to approximately 1 sec
        movef
                TCNTR
                                :timer counter
        moviv
                .75
                                ;set starting value
        movvf
                RV
                                 :save bus voltage
                CEACTL
        movvť
                                 :save current sense
;-----
  START UP ROUTINE
:-----
:Start Up Switch
        btfsc
                PORTS, SELECT
                                ;check if speed select low
        goto
                                restart micro
        btisc
                PORTE, ESING
                                ; wait for speed input LSB to go low
        goto
                ဇဝ
                                 ; continue
        btfss
                PORTS, SSINI
                                 ; wait for speed input MSB to go high
        doto
                Start
                                 restart micro
Perform Soft Start With Increasing Torque
        bs f
                BITRES, SETSTRT ; set soft start flag
Go
        moviv
                .191
                                ;number of hall edges
        movwi
                TEMP1
                                :mave into general counter
Halchg movf
                TEMP1, )
                                :load N
        mover
                PSTORO
                                ;save increasing torque delay counter
        moviw
                . 5
                                ;shift right loops
        movw f
                CNTRI
                                :save into general counter
Shftna bcf
                STATUS, CARRY
                                clear carry bit
        rri
                PSTORO, 1
                                divide by 2
        decisa
                CNTRI
                                :decrement general counter
        gota
                Shirng
                                :continue shifting
                                ;losa H
        movf
                FSTORC, 3
        brisc
                STATUS, 2
                                :check if tero
        gots
                Msetup
                                ;continue with Main Setup
        moviv
                . 2
DITRI
                                ;number of hail edges doubled
        TOVY:
                                :save into temporary counter
Halongl brist
                PORTE, HALL
                                salignment of hall signal and chases
        pot:
oc:
                Hihall
FORTE, PHE
                                scontinue with high hall signa.
                                sturn phase 3 off
                PHASE, 3
        25 1
                                ;select phase A
       to:
                PHASE.:
                                :unselect phase 8
        os í
                STATUS, ASC
                                select pol registers
```

```
bsf
                OPTION, INTEDG :set rising hall edge detect
                                ;select pg0 registers
        bcf
                STATUS, RPO
        goto
                Quar 0
                                :continue
                PORTB, PHA
Hihall
       bcf
                                :turn phase A off
                PHASE, 5
        bcf
                                ;unselect phase A
                PHASE, 4
        bsf
                                ;select phase B
        bsf
                STATUS, RPO
                                ;select pgl registers
        bcf
                OPTION, INTEDG ; set falling hall edge detect
        bcf
                STATUS, RPO
                                ;select pg0 registers
Quar_0 movf
                TEMP1.0
                                ;number of pwms (y of x*y)
        movvf
                PCNTRO
                                ;save into general counter;
;number of pwms (x of x*y)
Quar_1
       movlw
                .25
        movvf
                TEMP2
                                ;save into general counter
        btfsc
                PORTB, SSING
                                :is speed input LSB low
        GOLO
                Hal_1
                                 :continue
        btfss
                PORTB, SSINI
                                 :is speed input MSB high
                Sd_inst
        goto
                                 ;no...instant shutdown
                PHASE, 0
Hal_1
        movf
                                :load PHASE into W
        NOTWE
                PORTB, 1
                                ;set phase high
        movf
                PSTORO. 0
                                ;load W
        subly
                . 6
                                ;6-PSTORO delay loops
                CNTRI
        movwf
                                ;save into general counter
Del_0
       decfsz
                CNTRl
                                ;decrement general counter
        goto
                Del 0
                                :continue delay
        movf
                PHASE. 0
                                ;load PHASE into W
        XOTVÍ
                PORTB,:
                                ;set phase low
        btfsc
                INTCON, INTF
                                ; check if hall edge received
        goto
                Halrovd
                                ;continue
        movf
                PSTORO, 0
                                ;load W
        movvf
                CNTR1
                                ; save into general counter
Dei_1
        decfsz
                CNTRI
                                ;decrement general counter
                Del_1
        QOLO
                                ; continue delay
Pul :
                TEMP2
        decisz
                                :decrement general counter
        OJOD
                Hal 1
                                ;continue pulsing
        decfsz
                PCNTRO
                                :decrement general counter
        goto
                Quar_1
                                ;continue loop
        movf
                PHASE. 3
                                ;load PHASE into W
                PORTB, 1
        xorvt
                                ;set phase high
Edgwait btfsc
                PORTB, SSINO
                                :is speed input LSB low
        goto
                Edg 1
                                ;continue
        btfss
                PORTB, SSIN1
                                ;is speed input MSB high
        goto
                Sd inst
                                ino...instant shutdown
                                 ;check if hall edge received
Edg_1
        btfss
                INTCON, INTE
                                 ; continue waiting for hall edge
        goto
                Edgwalt
Halrovd bof
                INTCOM, INTE
                                ; clear hall edge if present
        decfsz
                CNTR2
                                :decrement general counter
        COLO
                Halchg2
                                continue loop
        decisa
                TEMP1
                                :decrement general counter
        goto
                Halcho
                                ;continue loop
;Secup For FWM, Timer, And Main Program Processing
Msetup movlw
                 . 25
                                : PWM starting point LSB
        movvť
                 PSTORO
                                ;save in PWM storage LSB
        nevvf
                PCNTRO
                                ;save into PWM counter LSB
        moviv
                 .15
                                ;set timer to approximately 1 sec
        movvf
                TCNTR
                                ;timer counter
        clrf
                SECCNTR
                                ;clear seconds counter
        mov1:
                P.00110000.
                                ; clear flags and enable TMRO and PWM
        movw (
                INTCON
                                ;write INTCON register
        bsf
                INTCON, GIE
                                :global enable
        bcf
                BITREG.SFTSTRT ; clear soft start flag
                BITREG, OWCFLAG ; set OWC output
        bsf
        bc:
                BITREG, HBRAKE
                                SET HARD BRAKE
;-----
: MAIN PROGRAM
:-----
Main
:Call A/C Routine
        ca.:
              Acomain
                               :A/D conversion coutine
```

```
;Check Bus Voltage & Current Sense Minimum/Maximum
         moviv
                  230
                                  current sense absolute maximum @ 5.5V/4.95A
         subv f
                 CSACTL, 3
                                  :subtract CSACTL-CSMAX
         btfsc
                 STATUS, CARRY
                                  ; check carry for negative result
         goto
                 Sd_inst
                                  ;instant shutdown if below maximum
         DOD
         moviv
                  . 5
                                  :Current sense absolute minimum 0 5.5V/0.11A
                                  ; subtract CSACTL-CSMIN
         subwf
                 CSACTL, 0
         btfss
                 STATUS, CARRY
                                  ; check carry for negative result
         OJOD
                 Sd inst
                                  ;instant shutdown if below maximum
         пор
         moviv
                  . 49
                                  ;bus voltage absolute minimum @ 5.5V/80V;subtract BV-BVMIN
         subwf
                 BV, 0
                 STATUS, CARRY
         btfss
                                  ; check carry for negative result
         goto
                 Sd_inst
                                  ;instant shutdown if below minimum
         nop
         movlw
                                  ;bus voltage absolute maximum 0 5.5V/130V
         subwf
                 BV,0
                                  subtract BV-BVMAX
         btfsc
                 STATUS, CARRY
                                  ; check carry for negative result
         goto
                 Sd inst
                                  :instant shutdown if below minimum
         nop
;Speed Transition Routine
Transit btfss
                 PORTB, SSIN1
                                  :check operation
         goto
                 Cpl
                                  igoto next checkpoint
                 PORTB, SSINO
         btfsc
                                  ; check operation
         goto
                 Offsw
                                  ; goto off switch
         goto
                 Highsy
                                  ;goto high switch start
Cpl
         btfss
                 PORTB, SSINO
                                  ; check operation
         goto
                 Offsw
                                  goto off switch
Lovew
                 BITREG, OFFSWTC
         bcf
                                  ; clear off switch flag
         btfss
                 BITREG, HIGHLOW
                                 ; check high speed flag
         goto
                 Chk low
                                  ; continue
                 BITREG, HIGHLOW
        bcf
                                 clear high/low speed flag
        bsf
                 BITREG, TRANS8
                                  ;set transition flag
        moviw
                 .100
                                  :number PMMs
        movwf
                 PSTORO
                                  ; save into PWM Storage LSB
        clrf
                 SECCNTR
                                  :clear the seconds counter
        goto
                 Timechk
                                  :goto time check
Chk_low movie
                 .100
                                  :load W with SETRPM
        movwf
                 THEO0
                                  ;save into Hall Theoretical LSB
        clrf
                 THEO1
                                  ;clear Hall Theoretical MSB
                 STATUS, CARRY
        bcf
                                  clear carry bit
        rrf
                 HSTOR1.3
                                  ;divide Hall storage MSB by 3
                 HSTORO. C
        rrf
                                  divide Hall storage LSB by 2
        subly
                 . 40
                                  :rotor speed low minimum 3 1200 RPM
                 STATUS, CARRY
        btfsc
                                  ; check carry for negative result
        goto
                 Sd_inst
                                  ;instant shutdown if below minimum
        DOD
        bcf
                 STATUS, CARRY
                                  :clear carry bit
        crf
                 HSTOR1, )
                                  ;divide Hall storage MSB by 2
        rrf
                 HSTORO, 3
                                  ;divide Hall storage LSB by 2
        Sucie
                 .133
                                  :rotor speed low maximum & 4000 RPM
                 STATUS, CARRY
        btfss
                                  ; check carry for negative result
        goto
                 Sd_inst
                                  ;instant snutdown if below minimum
        nop
        goto
                 Timechk
                                  goto time check
Highsw
        bcf
                 BITREG, OFFSWTC :clear off switch flag
        btfsc
                 BITREG, HIGHLOW
                                 ; check high speed flag
        goto
                 Chk hi
                                  :continue
                BITREG, HIGHLOW
BITREG, TRANSB
        bsf
                                 ;set high/low speed flag
        bsf
                                  ;set transition flag
        movi~
                                  :number PWMs
                 .10
        movwf
                 PSTORO
                                  ;save into PWM Storage LSB
        clrf
                 SECCUTS
                                  ; clear the seconds counter
        gotc
                 Timecak
                                  goto time check
Chk_hi
                                  :load W with constant SETREM
        moviw
                 .160
                                  ssave into Hall Theoretical LSB
        movví
                 THEOD
        clrí
                 THEO1
                                  clear Hall Theoretical MSB
        bcf
                 STATUS, CARRY
                                  clear carry bit
        :::
                HSTORI.:
                                  :divide Hall storage MSB by I
        :::
                HSTORO. 3
                                  colvide Hall storage LSB by
                                  rotor speed high minimum 3 1600 RPM
        suciv
                 .53
                                 scheck carry for negative result
        btfs:
                 STATUS, CARRY
:
        301:
                                 dinstant shutdown if below minimum
                Sd_inst
        ase
```

sclear carry bit

STATUS, CARRY

٠,

```
EES
                  HSTOR1, 3
                                  ;divide Hall storage MSB by 2
         rrf
                  HSTORO, 0
                                  divide Hall storage LSB by 2
         suply
                  .166
                                  rotor speed high maximum 0 5000 RPM
         btiss
                  STATUS, CARRY
                                  :check carry for negative result
 ÷
         goto
                  Sd_inst
                                  ;instant shutdown if below minimum
         nop
         goto
                  Timechk ;goto time check
BITREG,OFFSWTC ;check if off switch flag already set
 Offsw
         btfss
         clif
                  SECCNTR
                                  ; clear the seconds counter
                  BITREG, OFFSWTC ; set off switch flag
         bsf
         bsf
                  BITREG, TRANSB :set transition flag
         movlw
                                  :load 2 seconds into W
         subvf
                  SECCNTR, 0
                                  :SECCNTR-2
                  STATUS, 2
         btfss
                                 thas 2 seconds elapsed?
                 Trnsend :finished with transition routine
BITREG, HBRAKE :check if Hard Brake set
         goto
         btfsc
         goto
                  H brake
                                 thard braking
                 Sd inst
         goto
                                  ;instant shutdown
 Timechk btfss
                 BITREG, TRANSB ; check transition flag
         goto
                 Trasend
                                 :finished with transition routine
         moviv
                                  :load x seconds into W
         subwf
                 SECCNTR, 0
                                 :SECCNTR-x
         btfsc
                 STATUS, 2
                                  thas x seconds elapsed?
                 BITREG, TRANS8 ; clear transition flag
         bcf
 Trasend
Mainend goto
                 Main
                                 sperform closed loop operation
; A/D SUBROUTINES FOR MAIN INTERRUPT
;A/D Conversion With High/Low Flag Check And Current Averager
Ad_main incf
                 PCYCLE,:
                                 ;increment PWM Cycle Counter
        btfsc
                 PCYCLE, 0
                                ;check bit 0
         OJOD
                 Ad_90
                                 start A/D conversion (1:2 PWMs)
        btfsc
                 PCYCLE,:
                                 ; check bit 1
         goto
                 Ad_spd
                                 :setup A/D speed input (1:4 PWHs)
        btfsc
                 PCTCLE. 2
                                 scheck bit 2
        0100
                 Ad_cur
                                 ;setup A/D bus voltage (1:8 PWMs)
        goto
                 Ad_bus
                                 :setup A/D current sense (1:9 PWMs)
:Begin A/O. Check Current Sense High, Bus Voltage Low, Shutdown Flag
       bsf
                ADCONO, ADGO
                                 ;set ADGO bit to begin A/D conversion
        return
                                 : CONTinue
:Initialize A/D For Current Sense (AINO) And Save Speed Input Conversion
Ad_our moviw
                p,00000001.
                                 ;select fosc/2 and AINO
        movwi
                ADCONO
                                 ;set up A/D
        return
                                 ; continue
Finitialize A/D For Bus Voltage (AIN1) And Save Speed Input Conversion
Ad_bus moviw
                >,00001001,
                                 ;select fosc/2 and AIN1
        movwi
                ADCONO
                                 ;set up A/D
        return
                                 :continue
:Initialize A/D For Speed Input (AIN2) And Save Current Or Bus Voltage Conversion
Ad_spa btisc FCYCLE.1
                                scheck bit 2 for current or voltage
       301:
                Ad_sous
                                :save cld bus voltage
:Save Durrent Sense
              ADRES.
As_sour move
                                :load W with last A/D conversion
               5130019001.
        mount
                                :save current sense (1:9 PWMs) :select fosc/2 and AIN2
        moviw
        הייטכר:
                ADCC:::
                                ;set up A/D and start conversion
        return
                                :continue
:Save Bus Voltage
```

```
Ad shus movf
                  ADRES, 0
                                  ;load W with last A/D conversion
         movwf
                  BV
                                  ;save bus voltage (1:9 PMMs)
          moviv
                  p.00010001.
                                  :select fosc/2 and AIN2
         movwf
                  ADCONO
                                  ;set up A/D
         return
                                  : Continue
 : CHECK ACTUAL VS THEORETICAL
 Timesub movf
                 THEO1,0
                                 ;load W with THEO1
         subwf
                 HSTOR1,0
                                 : HSTOR1-THEO1
         btfsc
                 STATUS, 2
                                 ; check if MSBs are equal
                 Chklab
         goto
                                 goto check LSB routine
         btfsc
                 STATUS, CARRY
                                 ; check carry bit
         goto
                 Speeddn
                                 continue
 Speedup movf
                 THEOD, O
                                 ;load THEOO into W
                 HSTORO, 0
         subwf
                                 : HSTORO-THEOO
                 SPDADJ
Pwmdecr
         movwf
                                 ;save difference
         goto
                                 goto decrement routine
 Speeddn movf
                 HSTORO, 0
                                 ;load HSTORO into W
                 THEOD, 0
         subwf
                                 :THEOO-HSTORO
         movvf
                 SPDADJ
                                 ;save difference
         goto
                 Pwmincr
                                 ;goto increment routine
 Chklsb movf
                 THEOD, O
                                 ;load THEOO into W
         subv f
                 HSTORO, 0
                                 : HSTORO-THEOO
         btfsc
                 STATUS, 2
                                 ; check if zero
         return
                                 :continue
         movw f
                 SPDADJ
                                 : HSTORO-THEOO
         btfss
                 STATUS, CARRY
                                 ; check if positive
         comf
                 SPDADJ, 1
                                 complement the difference
         btfsc
                 STATUS, CARRY
                                 :check if positive
         goto
                 P-mine:
                                 :goto increment routine
 Pwmdecr moviw
                                 idelay loops
         BOYW f
                 TEMP2
                                 ; save into temporary counter
         bcf
                 STATUS, CARRY
                                 :clear carry
                 SPDADJ, 1
         rrf
                                 ;divide by 2
 Pwmdcnt decf
                 PSTORO, 1
                                 :decrement PWM storage LSB
        btfsc
                 STATUS, :
                                 ;check if zero
                 PSTORO, 1
         incf
                                 :increment PWM storage MSB
        bcf
                 STATUS, CARRY
                                 :clear carry
                SPDADJ,:
STATUS,:
        rrf
                                 :divide by 2
        btfsc
                                 scheck if zero
        goto
                 Tsubena
                                 :finished with timrsub
        decisa
                TEMPZ
                                 ;decrement temporary counter
        QOTO
                 Pymaicht
                                 :continue
        goto
                Tsubend
                                 :finished with timesub
Pwmincr movie
                . 7
                                 :delay loops
        movwf
                TEMP2
                                 ;save into temporary counter
        bcf
                STATUS, CARRY
                                :clear carry
        rrf
                SPDADJ,:
                                 :divide by 2
Pwmient incf
                PSTORO, 1
                                ;increment PWM storage LSB
        btfsc
                STATUS, 1
                                 ;check if zero
        decf
                PSTORO,:
                                ;decrement PWM storage MSB
        bcf
                STATUS, CARRY
                                 ; clear carry
        rrf
                SPDADJ, 1
                                divide by 2
        btfsc
                STATUS, Z
                                :check if zero
        OJOD
                Tsubena
                                ;finished with timesub
        decisa
                TEMP2
                                ;decrement temporary counter
        goto
                Pwmicht
                                : CONTINUE
Tsubena return
                                ;end of timesup routine
: DISABLE GLOBAL INTERRUPTS
:Disabling Global Interpupts
Greeff met
                INTCOM. JIE
                                (Cisable plocal interrupts
       prize ENTCOM, JIE
                               :verify bisable
```

;

```
goto
                 Gleoff
                                  ;no...try again
         return
                                  :return to call
       ------
: HARD BRAKING ROUTINE
H_brake call
                 Gieoff
                                  :disable all interrupts
        bcf
                 PORTB, ONC
                                  :set OWC low
        bcf
                 PORTE, PHA
                                  ;turn phase A off
        bcf
                 PORTB, PHB
                                  sturn phase B off
Bphase clrf
                 PCNTRO
                                  ; clear PWM counter LSB
        clrf
                 HCNTR1
                                  ;clear Hall counter MSB
Halloff btfsc
                 PORTB, HALL
                                  ;alignment of hall signal and phases
        goto
                 Aphase
                                  continue with high hall signal
        nop
                                  :a delay
        nop
                                  ;a delay
        bsf
                 PORTB. PHB
                                  :turn phase 8 on
        пор
                                  for a +1 us pulse
        пор
                                  ;for a +1 us pulse
        bcf
                 PORTE, PHB
                                  ;turn phase 8 off
        incf
                 PCNTRO, 1
                                  increment
        btfsc
                 STATUS, 2
                                  ; check if zero
                 HCNTR1,1
        incf
                                  :increment
        movf
                 HCNTR1, 3
                                  Fload W
        sublw
                 .15
                                  ; compare to timer constant
                 STATUS, Z
        btfsc
                                  ;motor almost stopped?
        goto
                 Sd inst
                                 ; yes...instant shutdown
        bsf
                 PORTB, FHB
                                  ;turn phase 9 on
        nop
                                  ; for a +1 us pulse
        nop
                                  :for a +1 us pulse
        bc:
                 PORTB, PHB
                                  turn phase B off
        goto
                 Halloff
                                 ; continue pulsing
Aphase clrf
                 PCNTRO
                                  ; clear PWM counter LSB
        clrf
                 HCNTR1
                                 ; clear Hall counter MSB
Hallon btiss
                 PORTB, HALL
                                  ; alignment of hall signal and phases
        goto
                 Bohase
                                 ; continue with low hall signal
        nop
                                  :a delay
        bs:
                 PORTB. 2HA
                                 :turn phase A on
        пор
                                 ; for a +1 us pulse
        nop
                                 for a +1 us pulse
        bci
                 PORTB, PHA
                                 ;turn phase A off
                PCNTRO,:
STATUS.:
        incf
                                 :increment
        btisc
                                 ;check if zero
        incf
                HCNTR1,:
                                 ; increment
                HCNTR1, J
        moví
                                 W bsol;
        sublw
                 .15
                                 : compare to timer constant
        btisc
                STATUS. 2
                                 imotor almost stopped?
        goto
                Sd inst
                                 ; yes...instant shutdown
                PORTB, PHA
        bsf
                                 sturn phase A on
        nop
                                 ;for a +1 us pulse
;for a +1 us pulse
        nop
        bc:
                PORTE, PHA
                                 sturn phase A off
        goto
                Hallon
                                 ;continue loop
; ------
: INSTANT SHUTDOWN ROUTINE
Sd_inst tall
                Giecff
                                 :disable all interrupts
       bc:
                PORTS, CWC
                                 :set OWC low
       bcí
                PORTS, PHA
                                 :pnase A off
       bc!
                PORTS, PHE
                                 :phase B off
       btfsc
                PORTE. 351NO
                                 ;13 speed input LSB low
        çeta
                Sd inst
                                 ;no...instant shutdown
        etise
                PORTE, SEIHL
                                 :15 speed input MSB low
        3010
                3d inst
                                 ;no...instant snutdown
        çeto
                Start
                                 :restart microprocessor
```

```
: TIMER INTERRUPT (1:256 Prescale)
Int_V
        movwf
                WSAV
                                ;save W register
        movf
                STATUS.O
                                :load STATUS into W
        movwf
                STATSAV
                               ;save STATSAV
                INTCON, TOIF
        btfss
                                ;timer interrupt flag?
                Pwm_V
INTCON, TOIF
        GOTO
                                :no...goto PWM interrupt
        bcf
                                preset timer flag
                TCNTR, 1
        decfsz
                                decrement timer counter
        goto
                Int end
                                :finished with interrupt
End_sec movf
                HCNTR1.0
                                ;load Hall counter MSB into W
        movwf
                HSTOR1
                                ;save Hall storage MSB
        movf
                HCNTRO. 0
                                ;load Hall counter LSB into W
        movvf
                HSTORO
                                ;save Hall storage LSB
        clrf
                HCNTRO
                                :clear Hall counter LSB
        clrf
                HCNTR1
                                clear Hall counter MSB
        call
                Timesub
                                ;call incr/decr routine
        moviw
                 .15
                                :set timer to approx 1 sec w/extra 576us
        movwf
                TCNTR
                                ;save in timer counter
        incf
                SECONTR, 1
                                ;increment elasped seconds
                                :finished with interrupt
        goto
                Int_ena
:----
  PWM INTERRUPT (25KHz)
Pwm_Y bcf
                STATUS, RPO
                                ;select pg0 registers
        bcf
                PORTB. PHA
                                sturn phase A off
        bcf
                PORTB, PHB
                                ;turn phase B off
        bcf
                INTCON, INTE
                                ;clear hall interrupt flag
        movf
                PSTORO, 0
                                :move PWM storage LSB into W
        movvf
                PCNTRO
                                ;save into PWM counter LSB
        incf
                HCNTRO, 1
                                ;increment hall counter LSB
                                ; check for carry
        btfsc
                STATUS, 2
        incf
                HCNTR1,1
                                ;increment hall counter MSB
        btfsc
                PORTB, HALL
                                ;alignment of hall signal and phases
        goto
                P hhi
                                ;hall high, select phase B high
P_hlo
        bcf
                PHASE. 4
                                :unselect phase B
        bsf
                PHASE, 5
                                select phase A
        bsf
                STATUS, RPO
                                select pgl registers
                OPTION, INTEDS
        bsf
                               set rising hall edge detect
        bc f
                STATUS, RPO
                                ;select pg0 registers
                BITREG, HIGHLOW ; high or low speed?
        btfsc
        GOTE
                P_pulse
                                :continue
                Pstop
        goto
                                :continue
P_hhi
        bcf
                PHASE, 5
                                ;unselect phase A
                                select phase B
        bsf
                PHASE, 4
                STATUS, RPO :select pql registers
OPTION, INTEDG ;set falling hall edge detect
        bsf
        bcf
        bcf
                STATUS, RPO
                                ;select pg0 registers
                BITREG, HIGHLOW ; check high speed flag
P_pulse btfss
                .9 ;delay loops for low (9) BITREG, HIGHLOW ;check high speed flag
        mov1~
        btisc
        moviw
                                :delay loops for high (3)
                . 3
                CNTR2
        movwf
                                :save into general counter
P_dlay decfs:
                CNTR2
                                ;decrement general counter
        gota
                P_dlay
                                continue delay
P_ಡಾವ
        decisa
                PCNTRO,:
                                ;decrement general counter
        gota
                P_pulse
                                continue to PWM
P_mign movf
                PRASE. 3
                                :load PHASE into W
        xcrvt
                PORTE.:
                                set phase high
P_stop moviw
                2,00001000.
                                :perform XOR on bit 3 of port 3
        btfs:
                BITRES, ONCFLAG : check for ONC
        XOT/I
                PORTB,:
                                :switch OWC high/low
Int_end movi
                                ;load STATUS into W
                STATSAV. 3
       mov~f
               STATUS
                                restore STATUS register
        mov:
                WSAV, I
                                W cant VARW Deol:
        retfie
                                :end of interrupt
```

`>

```
DESCRIPTION This program is designed to implement a constant CFM based on the comparison
                of a torque calculation and an RPM-torque look-up table. High/Low Switch
;
                determines the selectable speed ranges for furnace.
÷
; REGISTER/BIT ADDRESSES
} -----
;Predefined Register Addresses
LIST P-16C71
                                 ;Identifies PIC16C71
LSB
        equ
                Oh
                                 :Division constants
BO
                Oh
        equ
81
        equ
                 ih
B2
        equ
                2h
в3
        equ
                 3h
PIC71
        equ
                 Oh
                                 :16C71 Special-purpose registers
INDF
        equ
                 Эħ
RTCC
        equ
                1h
OPTION
        equ
                 01h
PCL
        equ
                2h
STATUS
        equ
                 3h
FSR
        equ
                 4h
PORTA
        equ
                5h
PORTB
        €Q11
                 6h
PORTC
        equ
                 7h
ADCONO equ
                θħ
ADCON1
                08h
        equ
ADRES
        equ
                9h
PCLATH
        equ
                OAh
INTCOM
        equ
                OB5
TRISA
                 25h
        equ
TRISB
                06h
        equ
IRP
                                 :16C71 STATUS bits
        eau
                 7 h
RP1
        equ
                5h
RPO
        edn
                5ħ
TO
        equ
                411
₽D
        egu
                35
        equ
                2h
CC
                 15
        equ
CARRY
                 2h
        equ
GIE
        equ
                 7h
                                 :16C71 INTCON register bits
ADIE
        eau
                áh
TOIE
                5h
        egu
INTE
        equ
                40
RBIE
                 3h
        equ
TOIF
        equ
                 2h
INTE
        egu
                 11.
RBIF
                 Эh
        equ
ADCS1
        eau
                 7 h
                                 :16C71 ADCNO register bits
ADCS0
                 5h
        equ
CHS:
        equ
                 ih
CHSO
                 3h
        equ
ADGO
        equ
                2h
1h
ADIF
        equ
ADO:1
                 15
        equ
                is
in
PCFG1
                                 :16C71 ACC:1 register bitz
        602
PCFGC
        egu
INTEES equ
                                 :16C71 OPTION register outs
                ót.
:FORTA requirter cits
3ELECT3 equ
                                 :Selection Bit 3
SELECTIO +qu
                4:.
                                 ;Selection Bit [
:PORTE requirer cità
```

```
HALL
         equ
                  Oh
                                   ;Hall Signal Input
 SSINI
                                   ;Set Speed Input MSB
;Set Speed Input LSB
         equ
                  lh
 SSINO
         equ
 OWC
         equ
                  3h
                                   ;Operational Window Correct
 PHB
         equ
                  4h
                                   :Phase B Output
 PHA
         equ
                  5h
                                   ; Phase A Output
 SELECTO equ
                  6h
                                   :Selection Bit 0
 SELECT1 equ
                                   ;Selection Bit 1
 BITREG register bits
 OFFSWTC equ
                  Oh
                                   :Off Switch Flag
 TRANS8 equ
HIGHLOW equ
                  1h
                                   : Eight Second Transition Flag
                  2h
                                   :High/Low Speed Flag
 WAITOWC equ
                  3h
                                   :Wait For OWC Flag
 ONCELAG equ
                  6h
                                   ;OWC Flag
 SETSTRT equ
                  7h
                                   ;Soft Start Flag
 :BITREG2 register bits
 SLOWEST equ
                  0h
                                   :Slow Or Fast Transition Flag
 FOURSEC equ
                                   :Four Seconds Start Flag
                  1h
 CALCFRQ equ
                                   ;Calculation Frequency Flag
                  3h
 STARTUP equ
                  5h
                                   Starting 15 Seconds Flag
 :Define General Purpose Registers
 H_BYTS equ
                  0Ch
                                   ;Calculation MSB
L_BYTE equ
                  ODh
                                   ;Calculation LSB
         equ
                  07.h
                                   ;General Counter 1
CNTR2
         equ
                  0£h
                                   :General Counter 2
 PCNTRO
         equ
                  10h
                                   : PWM Counter LSB
 PSTORO
         equ
                  11h
                                   : PWM Storage LSB
PCYCLE
         equ
                 12h
                                   ; PWM Cycle Counter
TCITR
         equ
                 13h
                                   :Timer Counter
SECONTR equ
                 14h
                                   :Seconds Counter
HCNTR: equ
                 15h
                                   :Hall Edges Counter MSB
HCNTRO
         equ
                 16h
                                   ;Hall Edges Counter LSB
HSTOR1
         equ
                 17h
                                   :Hall Edges Storage MSB
HSTORO
         equ
                 18h
                                   :Hall Edges Storage LSB
TCALC
         equ
                 19h
                                   ;Torque Calculation
TTHEO
         equ
                 1Ah
                                   :Torque Constant Theoretical
RV
         equ
                 1Bh
                                   ;Bus Voltage Value
CSSUM1 equ
                 1Ch
                                  ;Current Sense Sum MSB
CSSUMO
        equ
                 1 Dh
                                  ;Current Sense Sum LSB
CSACTL
        equ
                 1Eh
                                  ;Current Sense Actual Value
BITREG equ
                 1Fh
                                  :Bit Register For Loop Control
BITREG2 equ
                 20h
                                  ;Bit Register For Loop Control 2
FHASE
      equ
                 21h
                                  ;Select Phase A Or B
WSAV
        equ
                 22h
                                  ;Save Value Of W Register
;Save Value Of Status Register
STATSAV equ
                 23h
MULCID equ
                 24h
                                  :8-bit Multiplicand :8-bit Multiplier
MULPLR equ
                 25h
TEMP equ
BLKFLUE equ
                 26h
                                  :Temporary Register
                                  :Current Calculation for Blocked Flue
;-----
; CODE ORIGINS
;Establish Program Origin And Intersupt Vectors
        or;
                 JOh
        7010
                 Start
                                 reset vector
:
        or;
                 24h
        gete
                 Int_7
                                 :interrupt vector
;
        or;
                 275
                                 :start of mode
```

: Distractor Registers

```
:Initialize Page 1 Registers
Start
        bsf
                STATUS. RPO
                                 ;select pgl registers
                ь.00011111.
        movlw
                                 ;set port A I/O (l=input)
        mov~ť
                TRISA
                                 send values to port A
        moviv
                b'11000111'
                                 ;set port B I/O (1=input)
                TRISB
        movvf
                                 send values to port B
        movly
                                 ;set AINO,1 to analog; AIN2,3,4 to digital
                 . 2
                ADCON1
                                 :set ADCONI register
        mover f
                                ;select prescaler, timer and INT edges ;set OPTION register
        movly
                P.01000111.
        movwf
                OPTION
;Clear Variables
                                 ;select pg0 registers
        bcf
                STATUS, RPO
        clrf
                PORTA
                                 :clear
        clrf
                PORTB
                                 ;clear
        clrf
                ADCONO
                                 clear
        clrf
                ADRES
                                 :clear
        clrf
                PCLATH
                                 ;clear
        clrf
                INTCOM
                                 :clear
        clrf
                PCYCLE
                                 :clear
        clrf
                PHASE
                                 :clear
        clrf
                WSAV
                                 :clear
        clrf
                STATSAV
                                 :clear
        clrf
                SECONTR
                                 :clear
        clrf
                BITREG
                                 clear
        clrf
                BITREG2
                                 :clear
:Initialize Variables
        moviw
                 .15
                                ;set timer to approximately 1 sec
        mov~f
                TCNTR
                                :timer counter
        movlw
                .75
                                ;set starting value
        mov~f
                                ;save ous voltage
        mov√f
                CSACTL
                                :save current sense
:
; ------
; START UP ROUTINE
:Check Selection Bits And Low/High Fire Commands
Highlow ; btfss PORTA, SELECTO ; check selection bit 0
       goto
                Start
                                return to start up
        btisc
                PORTA, SELECTI
                                ; check selection bit 1
        OJOD
                Start
                                 return to start up
        btiss
                PORTA, SELECT?
                               ; check selection bit 2
        goto
                                 return to start up
                Start
        btfsc
                PORTA, JELECTS
                                ;check selection bit 3
        goto
                Start
                                 return to start up
        btfsc
                PORTB, SSINO
                                :wait for speed input LSB to go low
        goto
                Go
                                :continue
                PORTE, SSIN1
        btiss
                                ; wait for speed input MSB to go high
        goto
                Start
                                 prestart micro
:Perform Soft Start With Increasing Torque
Go
                BITREG.SFTSTRT ;set soft start flag
        moviw
                .191
                                inumber of hall edges
        mover
                TEMP
                                ;save into general counter
ivom phrish
                 TEMP, C
                                :load W
        mov⊌f
                PSTORO
                                ssave increasing torque delay counter
        moviw
                . 5
                                shift fight loops
                CITE!
        mo∵~t
                                :save into general counter
Shiting bei
                STATUS, CARRY
                                scient carry cut
        :::
                PSTORC, 1
                                divide by
        secfa:
                                :decrement general counter
                CHTSI
        3013
                Shitas
                                scontinue smifting
        mcv:
                PSTORC. 1
                                K psof;
                                cneck if tert
        btfs:
                STATUS. I
        ===:
                Meetic
                                scontinue with Main Setup
```

```
:number of hall edges doubled
        movlw
        movvf
                 L BYTE
                                  ;save into temporary counter
Halchg2 btfsc
                 PORTB. HALL
                                  ;alignment of hall signal and phases
        goto
                 Hihall
                                  ; continue with high hall signal
                 PORTB, PHB
        bcf
                                  :turn phase B off
                 PHASE, 5
        bsf
                                  ;select phase A
                 PHASE, 4
        bcf
                                  :unselect phase B
                 STATUS, RPO
        bsf
                                  :select pgl registers
                 OPTION, INTEDG
        bsf
                                 :set rising hall edge detect
        bcf
                                  :select pg0 registers
                 STATUS.RPO
        OJOP
                 Quar 0
                                  :continue
Hihail
                 PORTB, PHA
        bcf
                                  sturn phase A off
                 PHASE, 5
        bcf
                                  sunselect phase A
                 PHASE, 4
        bsf
                                  :select phase B
        bsf
                 STATUS. RPO
                                  select pgl registers
                 OPTION, INTEDG
        bcf
                                  ;set falling hall edge detect
        bcf
                 STATUS.RPO
                                  ;select pg0 registers
Quar 0
        movf
                 TEMP. 0
                                  inumper of pwms (y of x*y)
                 PCNTRO
        movwf
                                  ;save into general counter
Quar 1
        movlw
                 . 25
                                  inumber of pwms (x of x*y)
        movví
                 H BYTE
                                  ;save into general counter
        btfsc
                 PORTB, SSINO
                                  :13 speed input LSB low
        goto
                 Hal_1
                                  ; continue
        btfss
                 PORTB, SSIN1
                                  :1s speed input MSB high
        goto
                 Sd_inst
                                  ;no...instant shutdown
                 PHĀSE, O
Hal_1
        movf
                                  :load PHASE into W
                                  ;set phase high ;load W
        xorvt
                 PORTB, 1
        mov:
                 PSTORO, 0
                                  ;6-PSTORO delay loops
        sublw
                 . 6
        movwf
                 CNTR1
                                  ;save into general counter
Del 0
        decisz
                 CNTR1
                                  :decrement general counter
        GOLO
                 Del 0
                                  :continue delay
        movf
                 PHASE. 3
                                  ;load PHASE into W
        xorwf
                 PORTB. 1
                                  iset phase low
        btfsc
                 INTCON, INTE
                                  ; check if hall edge received
        goto
                 Halreyd
                                  :continue
        movf
                 PSTORO, 0
                                  :load W
        movwf
                 CNTR1
                                  :save into general counter
Del 1
        decfsz
                 CNTR1
                                  :decrement general counter
        OJOD
                 Del 1
                                  :continue delay
Pul :
        decfsz H BYTE
                                  :decrement general counter
                 Hal 1
        goto
                                  ; continue pulsing
        decfsz PCHTRO
                                  :decrement general counter
        GOLO
                 Quar 1
                                  :continue loop
        movf
                 PHASE. 3
                                  :load PHASE into W
        xorwf
                 PORTB.:
                                  set phase high
Edgwalt btfsc
                 PORTB, SSINO
                                  ;is speed input LSB low
        goto
                 Edg 1
                                  ;continue
                 PORTB. SSIN1
        bt:ss
                                  ;is speed input MSB high
                 Sd inst
        apts
                                  :no...instant shutdown
                 INTCON, INTE
Edg :
        btfss
                                  ; check if hall edge received
                 Edgwalt
INTCON, INTE
         CIOD
                                  :continue waiting for hall edge
Halroyd bor
                                  :clear hall edge if present
        decisz
                 L BYTE
                                  ;decrement general counter
         goto
                 Halchg2
                                  continue loop
         decisz TEMP
                                  :decrement general counter
         goto
                 Halong
                                  :continue loop
;Setup For PWM, Timer, And Main Program Processing
Msetun
        bcf
                 PORTB, PHA
                                  :turn phase A off
        bcf
                 PORTB, PHB
                                  sturn phase B off
        clrf
                 HCNTRO
                                  clear
        clri
                 HCTITAL
                                  :clear
         clrf
                 HSTORO
                                  :clear
        clrf
                 HSTOR1
                                  :clear
         21:1
                 SECCHTR
                                  ;clear seconds counter
         moviv
                 . 55
                                  :PWM starting point LSB
                 PSTCRO
         novví
                                  :save in PWM storage LSB
        moverf
                 PCNTRO
                                  :save into PWM counter LSB
         TOVIV
                 .15
                                  set timer to approximately 1 sec
         mov~f
                 TONTS
                                  :times counter
                 P.30115000.
                                  colear flags and enable TMRO and PWM write INTCON register
         moviv
         movví
                 INTCON
                  INTCOM. SIE
         bs:
                                  :globai enable
                                  ;clear hall edge if present soft start exit;
         bei
                 INTCOM, INTE
                                 :set CWC flag
:set WAITOWC flag
                 SITREG. OWCFLAG
         285
                 SITREG.WAITCHC
         251
                 BITRES. HIGHLOW : set HIGHLOW flag
         23:
```

```
;
; MAIN PROGRAM
Main
;Call A/D Routine
Ad call call
                Ad_main
                              :A/D conversion routine
Check For Full Restriction On Start Up Before Flame
Fullrst btfsc
                BITREG2, STARTUP ; check if starting 15 seconds expired
        GOLO
                Calctrg
                               :continue
        movf
                SECCNTR, 0
                                ;load W
        subly
                .15
                                ;15 seconds to stabilize
        btfsc
                STATUS, CARRY
                                :check if positive
                Calctro
        aoto
                                ;continue
        movf
                SECCNTR, D
                                ;load W
        suply
                .17
                                ;2 second check (24 total secs before flame)
                STATUS, 2
        btisc
                                ; check if zero
        bsf
                BITREG2, STARTUP ; set starting seconds flag
                           ;load W
        moviv
                BLKFLUE
        mov-/f
                                ;save into current
        mov f
                BV,0
                                ;load with bus voltage actual
        mover f
                MULCND
                                ;save into multiplicand
        moviw
                . 92
                                ;load constant
        movví
                MULPLR
                                :save into multiplier
        call
                Mult88c
                                ;BV*constant
        bcf
                STATUS, CARRY
                                ;clear carry
        rlf
                L_BYTE, 0
                                smultiply by 2
        rlf
                H BYTE, D
                                ;multiply by 2
        addwf
                BIKFLUE, 1
                                ;add to current
        movf
                HSTOR1,0
                                ;check MSB
                STATUS, Z
        btfss
                                ;check flag
                Owcoff
                                turn OWC off
        cal:
        movf
                BLKFLUE, 0
                                sestimated start up current with blocked flue
                CSACTL, 0
        subwf
                                : subtract CSACTL-CSCALC
        btfss
                STATUS, CARRY
                                ; check carry for negative result
        call
                                :turn OWC off
                Ovcoff
;Calculate Torque Constant
Calctrq btfsc
                BITREG,TRANS8 ; check flag
        gota
                                 ; continue with transition
                Transit
                BITRES2, CALCFRQ ; check flag
         btiss
        202:
                 Transit
                                continue with transition
                 BITREG2, CALCFRQ ; clear flag
         bcf
         bc:
                 STATUS, CARRY ; clear carry bit
        mov f
                 HSTORO, 0
                                ;load Hall storage LSB
         movv f
                MULCHD
                                ;save into multiplicand
        mov:
                 CSACTL. 0
                                ;load Current Sense
         mcvwf
                MULFLR
                                ;save into multiplier
 Muitply call
                 MultSec
                                ;HSTORO . CSACTL
                 HSTOR1,:
         mevf
                                ; check HSTOR1
         btisc
                 STATUS. 2
                                 ; check if zero
         goto
                 Incres
                                 ; continue
         movi
                 CSACTL, 0
                                 ;load into W
         accwf
                                 ; add to H BYTE
                 H_BYTE,:
 Increes brize
                 BITREG, HIGHLOW : check high or low speed
         gota
                 Vacquet
                                ;continue
         bc:
                 STATUS, CARRY
                                 ;clear carry
                 : SYTE,:
         :::
                                 ; multiply by 2
         :15
                                 ;multiply by 2
 Vaciust movi
                 a⊽, c
                                ;load with bus voltage actual
         supi~
                 .112
                                ;subtract x-BV with voltage x 1 110VAC
                 STATUS. 2
                                :check if tero
         ptizz
         geto
                 Calcens
                                ;finished with calculation
         ctiss
                 STATUS, CARRY
                                :check if negative
         ;::;
                 Adjup
                                goto sagust up
                                ; save W temmorarily
 Actoown hower
         oc:
                 STATUS, CARRY
                                :clear carry
                 75MP.1
                                ;sivide by
                 STATUS, CARRY
                                 ; clear carry
```

```
;divide by 2
        rrf
                 TEMP, 1
        movf
                 TEMP, 0
                                  :load W
        subwf
                 H BYTE, 1
                                  ; subtract from torque value
        bcf
                 STATUS, CARRY
                                  ; clear carry
                                  divide by 2
                 TEMP, 0
        rrf
        aubw (
                 H BYTE, 1
                                  ; subtract from torque value
                 Calcend
                                  ;goto end of calculation
        goto
                                  ;save W temporarily
Adjup
        movef
                 TEMP
                 TEMP, 1
                                  :take complement of temporary
        comf
        bcf
                 STATUS, CARRY
                                  ; clear carry
                 TEMP, 1
                                  divide by 2
        rrf
                 STATUS, CARRY
                                  :clear carry
        bcf
        rrf
                 TEMP, 1
                                  ;divide by 2
        movf
                 TEMP. 0
                                  :load W
         addwf
                 H BYTE, 1
                                  ;add to torque value
                 STATUS, CARRY
                                  :clear carry
        bcf
                 TEMP, 0
        rrf
                                  ; divide by 2
         addwf
                 H BYTE, 1
                                  ;add to torque value
Calcend movf
                 H BYTE. 0
                                  ;load W
                                  ;save torque calculated value
        movwf
                 TCALC
:Speed Transition Routine
Transit btfss
                 PORTB.SSIN1
                                  ; check operation
         goto
                                  ;goto next checkpoint
                 Cpl
         btfsc
                 PORTB, SSINO
                                  ; check operation
         goto
                 Offsw
                                  :goto off switch
                                  agoto high switch start
         goto
                 Highsy
Cpl
         btfss
                 PORTB, SSINO
                                  ; check operation
                                  :goto off switch
         goto
                 Offsw
LOWEW
         bcf
                 BITREG, OFFSWTC
                                  :clear off switch flag
         btfss
                 BITREG, HIGHLOW
                                  ;check high speed flag
         goto
                                  ;continue
                 Lowspd
                                  ;clear high/low speed flag
                 BITREG, HIGHLOW
         bcf
                 BITREG, TRANS8
         bsf
                                  ;set transition flag
                                  ;set waitowc flag
                 BITREG, WAITONC
         bsf
                 BITREG2, SLOWFST ; clear slow/fast flag
         bcf
         moviv
                 . 55
                                  ; number PMMs
                 PSTOR 0
         movwf
                                  ;save into PWM Storage LSB
         clrf
                 SECCNTR
                                  ; clear the seconds counter
         goto
                 Timechk
                                  ; continue
                 BITREG, TRANSB
                                  ; check if in transition
Lowapd
         btfsc
         aoto
                 Timechk
                                   ; continue
                 STATUS, CARRY
         bcf
                                   :clear carry bit
         rrf
                 HSTOR1.0
                                   :divide Hall storage MSB by 2
                                  :divide Hall storage LSB by 2
         rrf
                 HSTORO, O
                                  ;low minimum 60 & 1800 RPM ;check carry for negative result
         suply
                  . 60
         btfsc
                 STATUS, CARRY
                                   :turn OWC off
         call
                 Ovcoff
                 STATUS, CARRY
         bof
                                   :clear carry bit
                                   ;divide Hall storage MSB by 2
         rrf
                 HSTOR1.0
                                   :divide Hall storage LSB by 3
                 HSTORO, 0
         subly
                  .108
                                   :low max1mum 108 @ 3200 RPM
                                  ; check carry for negative result ; turn OWC off
         btfss
                 STATUS, CARRY
         call
                 Ovcoff
                                   :load maximum current value (# pts + offset-1)
Ls_tabl moviw
                  .230
         supví
                 HSTORG, 0
                                   ;subtract maximum from HSTORO
         btfss
                 STATUS, CARRY
                                   ; check for overflow
                                   :continue
         2709
                 Table
         moviv
                                   ;load maximum table value (# ots-1)
                  .110
         GOLO
                 Tab is
                                   ;goto call low speed table
Table
                                   ;load offset into W (# starting pts omitted)
         movlw
                  .120
                 HSTORO, U
         subwf
                                   ;subtract offset from HSTORO
         btf3s
                 STATUS, CARRY
                                   ; check for overflow
         TOVIV
                  . 0
                                   :load minimum table value
         brise
                 STATUS. 2
                                   :cneck for overflow
         moviv
                  . 0
                                   :load minimum table value
                  HSTORO. 3
                                   sif no offset, uncomment this line
         movf
Tap_is
         cai:
                 Tableis
                                   :call the low speed table
         moviv
         addlw
         TOVY (
                 TTHEO
                                   ;save torque theoretical
         moviv
:
                  THEC, 1
         supv:
                                  :continue
         3011
001
                  Timecak
                 BITREG, OFFSWTT
                                  ciear off switch flac
 Hicksy
                 BITREG, HIGHLOW : check high speed flag
         btfs:
                                   :continue
         gott
cs:
                 Highsto
                 BITREG, HIGHLOW :set high/low speed (lag
```

```
bsf
                BITREG, TRANS8
                BITREG.TRANS8 :set transition flag
BITREG.WAITOMC :set waitomc flag
BITREG2.SLOWFST :clear slow/fast flag
        bsf
        bcf
                BITREG2, FOURSEC : set four seconds flag
        bsf
        movlw
                 .20
                                 :number PMMs
        mov~ í
                 PSTORO
                                 ;save into PWM Storage LSB
        clrf
                SECONTR
                                 ;clear the seconds counter
        goto
                Timechk
                                 :continue
                BITREG, TRANS8 : check if in transition
Highspd btfsc
        goto
                Timechk
                                 :continue
                 STATUS, CARRY
        bcf
                                 :clear carry bit
                HSTOR1,0
        rrf
                                 :divide Hall storage MSB by 2
                HSTORO, 0
        rrf
                                 divide Hall storage LSB by 2
        subly
                 . 93
                                 ;high minimum 93 8 2800 RPM
                STATUS, CARRY ; check carry for negative result
        btfsc
        call
                 Owcoff
                                 sturn ONC off
                 STATUS, CARRY
        bcf
                                 clear carry bit
        rrf
                HSTOR1,0
                                 :divide Hall storage MSB by 2
                                 :divide Hall storage LSB by 2
        EEL
                 HSTORO, 0
        subly
                 .145
                                 ;high maximum 145 @ 4300 RPM
                 STATUS, CARRY
        btfss
                                 ; check carry for negative result
                 Owcoff
        call
                                  turn OWC off
Hs_tabl movf
                 HSTOR1,0
                                 ; check if MSB set
        btfss
                 STATUS, 2
                                 check if zero
                                 over 255
        goto
                 Over
        moviv
                 .180
                                 ; value to decrement
        subwf
                 HSTORO, 0
                                 : HSTOR0-180
        btfss
                 STATUS, CARRY
                                 ; check if negative
        moviv
                 . 0
                                 ;clear W
                 Tab_hs
        goto
                                 igoto tabia
Over
        movlw
                 .76
                                 ; value to increment
        addwf
                 HSTORO, 0
                                 : HSTOR0+76
Tab_hs
        call
                 Tablens
                                 ;call the high speed table
        movlv
                 .255
        addlw
        movwf
                 TTHEO
                                 ;save torque theoretical
        moviw
        subví
                 TTHEO, 1
        goto
                 Timechk
                                 ;continue
Offsw
                 BITREG, OFFSWTC ; check if off switch flag already set
        btfss
        clrf
                 SECONTR
                                  ; clear the seconds counter
        bs f
                 BITREG, OFFSWTC ; set off switch flag
        bsf
                 BITREG, TRANSB
                                  ;set transition flag
        movlw
                                  ;load x seconds into W
                 SECCNTR, 0
         subwf
                                  ; SECCNTR-x
        btfsc
                 STATUS, I
                                  :has x seconds elapsed?
        CJOD
                 Sd inst
                                  :instant shutdown
         goto
                 Trasend
                                  ;finished with transition routine
Timechk btfss
                 BITREG, TRANS8 ; check transition flag
        goto
                 Trnsend
                                  ;finished with transition routine
        moviw
                 . 8
                                  :load x seconds into W
         subwf
                 SECONTR, O
                                  :SECCNTR-x
         bt:ss
                 STATUS, 2
                                  ;has x seconds elapsed?
         goto
                 Trnsend
                                  ;continue
                 BITREG, TRANSB ; clear transition flag
         bcf
Trnsend goto
                                  :perform closed loop operation
; A/D SUBROUTINES FOR MAIN INTERRUPT
 :A/D Conversion With High/Low Flag Check And Current Averager
Ad_main ctfsc
                 PCYCLE, 0
                                  :check bit 0
         gete
                 Ad_go
PCYCLE, i
                                 :start A/D conversion (1:2 PWMs:
         btfsc
                                 ;cneck bit 1
                                ;cneck bit 1
;setup A/D current sense :1:4 FWMs:
         3010
                 Ad cur
         gott
                 Ad bus
                                 :setup A/D bus voltage :1:4 PWMs:
Ad cont incize PCYCLE, 1
                                 :increment PWM cycle counter
         return
                                  finished A/D routine
 led syve_:
                 STATUS, CARRY
                                ;clear carry bit
                 CSSUMO, 1
         :::
                                  :d171ge by 1
         rif
                 CSSUM1.1
                                  :divide by 2
        bc:
                 STATUS, CARRY
                                  clear carry bit
                 OSSUMO.:
                                  scivide by 1
```

```
rlf
               CSSUM1,1
                               :divide by 2
       bcf
               STATUS, CARRY
                               :clear carry bit
                               ;load into W
       movf
               CSSUM1.0
                               ;save current sense
       movví
               CSACTL
                               :clear current sense sum L5B
       clrf
               CSSUMO
                               ;clear current sense sum MSB
       cirf
               CSSUM1
                               :finished A/D routine
Ad end return
;Begin A/D, Check Current Sense High & Bus Voltage Low
                               ;set ADGO bit to begin A/D conversion
               ADCONO, ADGO
Ad go
       bsf
                               current sense relative maximum 6 5.45V/4.75A
       movly
               . 223
               CSACTL. 0
                               subtract CSACTL-CSHIGH
       subwf
                               ; check carry for negative result
               STATUS, CARRY
       btfsc
                               ;turn OWC off
       call
               Owcoff
                               ;bus voltage relative minimum @ 5.45V/81V
                . 63
       moviv
                               saubtract BV-BVLOW
               BV,0
       aub⊌f
                               ;check carry for negative result ;turn ONC off
               STATUS, CARRY
       btfss
       call
               Owcoff
       goto
               Ad_cont
                               return to main
;Initialize A/D For Current Sense (AINO) And Save Bus Voltage
Ad_sur movf
               ADRES, 3
                               ;load W with last A/D conversion
                               ;save bus voltage (1:4 PWMs)
        movwf
               BV
               p.00000001.
                               ;select fosc/2 and AINO
        movlw
        movwf
               ADCON0
                               ;set up A/D
        goto
               Ad_cont
                               return to main
:In tialize A/D For Bi ' Voltage (AIN1) And Save Current Sense
                               ;load W with last A/D conversion
Ad bus movf
                ADRES. 0
        addwf
               CSSUMO, 1
                               ;add to sum (1:4 PWMs)
        btfsc
                STATUS, CARRY
                               ; check for carry
        incf
                CSSUM1,1
                               :increment sum MSB
               P.00001001.
                               ;select fosc/2 and AIN1
        moviw
        movwf
               ADCONO
                               ;set up A/D and start conversion
        goto
                Ad_cont
                               return to main
     TIMER INCREMENT/DECREMENT AND SET ONC AND SLOW/FAST FLAG
Timrsup btfsc
                BITREGE, SLOWFST ; check transition speed
                               ;continue
        goto
                Chkflgs
        moviw
                . 3
                                ;frequency of incr/decr
        ancwi
                SECCHITR, 9
                                ; and with counter
        btfss
                STATUS, 2
                                ; check if zero
        return
                                :finished
Chkflgs btfsc
                BITRES, TRANS8
                                ; check if in transition
        return
                                :finished
                BITREG, OWCFLAG ; check if OWC
        btiss
        return
                                ;finished
                BITREGI, STARTUP ; check if starting 15 seconds expired
        btiss
        return
                                :finished
 Chkdiff movf
                TCALC. 0
                                :load :nto W
                                ;TTHEO-TCALC
        subwf
                TTHEO. 0
        btisc
                STATUS, 2
                                :cneck if zero
        return
                                ;check if positive
        bt fac
                STATUE, CARRY
                                ;goto decrement routine
        gota
                Pwmaec:
                                :increment PWM storage LSB
 Peminos incisa PSTORC, 1
         return
                                :finished
                                :decrement PWM storage LSS
                PSTORO, 1
 Pwmdecr decis:
         return
                                :finished
                                :increment PWM storage LSB
         ıncí
                PSTORC. 1
                                :end of Time_id coutine
 Tsupens return
 : -----
    DISABLE PLOSAL INTERRUPTS
```

```
Disabling Global Interrupts
                                            disable global interrupts ;verify disable
Gleoff bcf
                         INTCON, GIE
            btfsc INTCON, GIE
btfsc INTCON, GIE
goto Gieoff
                                               :no...try again
             return
                                                ;return to call
; 8x8 CODE EFFICIENT MULTIPLIER
Mult88c clrf
                       H BYTE
                       LBYTE
            clrf
            moviw
                        . 8
            movwí CNTR1
            movf
                       MULCND, 0
           bcf
                        STATUS, CARRY
M loop rrf
                        MULPLR
            btfsc STATUS, CARRY
            addwf H 9YTE,:
rrf H BYTE,1
            rrf
                       L_BYTE, 1
            decis: CNTR1
            gotc M_loop
tetl: 0
; OWC OFF ROUTINE
;-----
Owcoif bci
                       BITREG.WAITOWC :clear flag
           bcf BITREG,OMCFLAG ;clear flag
bcf PORTB,OMC ;set OMC signal low
return ;return
; ------
HITHOR WOOTUHE TRATERIE
Sd_inst call
            Tail Gleoff ;disable all bcf PORTB,ONC ;set ONC low bcf PORTB,PHA ;phase A off bcf PORTB,PHB ;phase B off btfsc PORTE,SSINO ;1s speed ing COLD Sd inst instant
                        Giecii
                                               ;disable all interrupts ;set OWC low
                                                ;1s speed input LSB low
                      PORTB, SSIN1 ;is speed input MSB low Sd_inst ;no...instant shutdown Start ;no...instant shutdown Start ;no...instant shutdown
            JOE:
            btfsc
            goto
                     Start
            dota
: TIMER INTERRUPT :1:256 Prescale Or 65536us)
            morwi MSAV :save W register
movi STATUS.C :load STATUS into W
morwi STATSAV :save STATSAV
otiss DHTDH.TOIF :timer interrupt flag?
got: Pwm V :no...goto FWM interrupt
ooi DHTDH.TOIF :reset timer flag
osi SHTRESC.CALOFRQ :set flag
nector TOUTA.1 :neerement timer counter
got: Int_end :finished with interrupt
Int_'/ movw( WSAV
```

```
End_sec movf
                 HCNTR1,0
                                 :load Hall counter MSB into W
        movwf
                 HSTOR1
                                 ;save Hall storage MSB
        movf
                 HCNTRO, 0
                                 :load Hall counter LSB into W
        movví
                 HSTORO
                                 :save Hall storage LSB
                                 clear Hall counter LSB clear Hall counter MSB
        clrf
                 HONTRO
                 HCNTR1
        ¢lrf
        call
                 Timesub
                                 ; call Timrsub
        moviv
                 .15
                                 ;set timer to approx 1 sec
        movvť
                 TONTR
                                 ;save in timer counter
                 SECCNTR, 1
        incfsz
                                 ;increment elasped seconds
                 Int_end ;finished with interrupt BITREG2,FOURSEC ;check four seconds flag
        OJOD
        btfsc
        bsf
bsf
                 BITREG2, SLOWFST ; set flag after approximately nine seconds
                 BITREG2, FOURSEC ;set flag after 4 1/2 seconds
Tintend goto
                 Int_end
                                 ;finished with interrupt
   PWM INTERRUPT (25KHz)
        bcf
                 STATUS, RPO
                                 select pg0 registers
        bcf
                 PORTB, PHA
                                 sturn phase A off
        bcf
                 PORTB, PHB
                                 :turn phase 8 off
        bcf
                 INTCON, INTF
                                 ; clear hall interrupt flag
        movf
                 PSTORO, 0
                                 ;move PWM storage LSB into W
        movv f
                 PCNTRO
                                 seave into PWM counter LSB
        incf
                 HCNTRO, 1
                                 sincrement hall counter LSB
        btfsc
                 STATUS, 2
                                 :check for carry
        incf
                 HCNTR1,1
                                 :increment hall counter MSB
        btfsc
                 PORTB, HALL
                                 salignment of hall signal and phases
                                 shall high, select phase B high
        goto
                 P hhi
P hlo
        bcf
                 PHASE, 4
                                 ;unselect phase B
        bs f
                 PHASE, 5
                                 ;select phase A
        bsf
                 STATUS, RPO
                                 smelect pgl registers
        bs f
                 OPTION, INTEDG
                                 set rising hall edge detect
        bcf
                 STATUS, RPO
                                 ;select pg0 registers
        goto
                 P_pulse
                                 ;continue
P hhi
        bc:
                 PHASE, 5
                                 ;unselect phase A
                 PHASE, 4
        bsf
                                 :select phase B
                                ;select pgl registers
;set falling hall edge detect
        bsf
                 STATUS, RPO
        bcf
                 OPTION, INTEDG
        bcf
                 STATUS, RPO
                                 select pg0 registers
P_pulse btfss
                 BITREG, HIGHLOW ; check high speed flag
        movlw
                                 :delay loops for low
                 BITREG, HIGHLOW ; check high speed flag
        btisc
        movlw
                 . 3
                                 delay loops for high
                 CNTR2
                                 save into general counter decrement general counter
        movvf
P_dlay decisz
                CNTR2
                 P_dlay
        CJOD
                                 :continue delay
P_mid
        decisz PCNTRO, 1
                                 :decrement general counter
        goto
                 P_pulse
                                 continue to PWM
P high movf
                PHASE, 0
                                 :load PHASE into W
                PORTB, 1
        xorvf
                                :set phase high
2 stop moviw
                P,00001000.
                                 perform XOR on bit 3 of port B
                BITREG, ONCFLAG ; check for ONC
        btfsc
        xorwf
                PORTS, 1
                                SWITCH OWC high/low
Int_end movf
                STATSAV, 0
                                 ;load STATUS into W
        movvť
                STATUS
                                 restore STATUS register
        mov:
                WSAV, 0
                                 ;load WSAV into W
        retfie
                                 ;end of interrupt
:
: LOW SPEED LOOK UP TABLE
   ------
       SIC
                200h
Tablels movwf
                TEMP
       movie high low_tbl move: PCLATH
```

moviw lew low_tb1

Low_tbl	addwf btfac incf movwf	TEMP, 0 STATUS, CARRY PCLATH, 1 PCL
	retiw retiw retiw retiw	.20 .20 .21 .21
	retiw retiw retiw	.21 .21 .22 .22
	retlw retlw retlw retlw	.22 .22 .23 .23
	retiw retiw retiw retiw	.23 .23 .24 .24 .24
	retlw retlw retlw retlw	.25 .25 .26 .26
	retlw retlw retlw retlw retlw	.26 .27 .27 .28 .28
	retlu retlu retlu retlu retlu	.28 .29 .29 .30
	retlu retlu retlu	.30 .31 .31 .32 .32
	retlw retlw retlw retlw retlw	.33 .33 .34 .34
	retlw retlw retlw	.36 .36 .37 .37
	retlw retlw retlw retlw	.38 .29 .39 .40
	retlw retlw retlw retlw	.41 .42 .43 .43
	retlu retlu retlu retlu	.44 .45 .46 .46 .47
	retlw retlw retlw retlw	.48 .49 .49 .50
	retlw retlw retlw retlw	.51 .52 .53 .53
	retlw retlw retlw retlw	.55 .56 .57
	retlw retlw	.59 .60

```
retlw
                .61
       retlw
                .62
       retlw
                .63
       retly
                .64
       retlw
                .65
       retly
                .66
       retlw
                .67
       retlw
                .68
       retlw
                .69
       retlw
                .70
       retlw
                .71
       retly
                .72
       retly
                .73
       retlw
                .74
       retlw
                .75
       retlw
                .76
        wiser
                .77
        retlw
                .78
        retlw
                .80
        retlw
                .81
        retiw
                .82
        retlw
                .83
        retlw
                .84
        retly
        retlw
                .86
        retlw
                .88
        retlw
                . 89
                . 90
        retlw
        retlw
                . 91
        retly
                . ;:
        retlw
                . 94
        retlw
                . 95
        retlw
                .96
        retlw
                . 97
        retlw
                .99
        retlw
                .100
        retlw
                .101
;
;
; HIGH SPEED LOOK UP TABLE
;-----
Tablehs movwf
              TEMP
        movly
                high Hi_tbl
PCLATH
        movwf
        movlw
                low Hi_tbl
        addwf
                TEMP, 0
        btisc
                STATUS, CARRY
        incf
                PCLATH, 1
        movvť
                PCL
H1_tbl
        retlw
                .31
        retlw
                . 31
        retly
                .32
        retlw
                . 32
        retiw
                .32
        retlw
                .32
        retlw
                .33
        retja.
                . 33
        retlw
                .33
        ret!w
                .33
        retlw
                .34
        retlw
                .34
        retlw
        retlw
                .35
        retlw
                .35
        retlw
                . 35
        retlw
                . 35
        retiw
                .36
        retiv
                . 36
        retiw
                . 37
        retiw
                . 37
                . 37
        retiw
               .38
        retiw
                . 38
```

PCT/US96/16728

5

retlw retlw .39 retlw .39 retlw .40 Létim .40 retiv .41 retlw .41 retiw . 42 retlw .42 retly . 43 .43 retlw retlw retly .44 retiv .46 retlw retlw retlw .47 retlw .47 retlw .48 retlw .48 .49 retlw retlw retly .50 retlw .51 retlw .52 retlw .52 .53 .54 .54 .55 .56 retlw retlw retlw tetlw retlw retlw retlw .57 .58 retlw retlw retlw . 60 retlw .60 retly .61 retly . 62 retly .63 retly .64 retly .64 retly . 65 retly .66 retlw . 67 retly .68 retly . 69 retlw .70 retlw .70 retly .71 retly .72 .73 .74 .75 .76 .77 .78 retly retiv retlw retlw retlw retiw retly retiv .80 retly .91 retly .92 retly .83 retly .84 .85 retly .86 .87 retlw retiw retlw . 98 retiv . 89 retlw . 31 retly . 92 retlw . 93 retlw . 94 . 35 retly retlw . 36 cetlw retlw . 39 .100 retiv .:01 retiw retiw

.103 .105 .106 .107 .108 .110
.112

end

What is claimed is:

- 2 1. A brushless dc motor assembly comprising:
- 3 a brushless dc motor;
- a control board having at least one output connected to a
- 5 stator winding of said brushless dc motor for providing current
- 6 flow to said stator winding;
- 7 controll electronics on said control board for controlling
- 8 said current flow to said stator winding based on desired motor
- 9 operating characteristics, said control electronics including a
- 10 housekeeping power supply for providing a stable 5v DC signal from
- 11 a rectified AC line voltage.

12

- 13 2. A brushless dc motor assembly comprising:
- a brushless dc motor;
- a control board having at least one output connected to a
- 16 stator winding of said brushless dc motor for providing current
- 17 flow to said stator winding;
- controll electronics on said control board for controlling
- 19 said current flow to said stator winding based on desired motor
- 20 operating characteristics, said control electronics including a
- 21 MOSFET output amplifier having a power zener diode connected to the
- 22 drain thereof, said power zenor dissipating temporary back emf
- resulting from switching of said MOSFET from an on to an off state.


- 25 3. A brushless dc motor assembly comprising:
- 26 a brushless dc motor;

1 a hall device mounted to a stator of said brushless dc motor, 2 said hall device providing a signal representative of the 3 rotational speed of a rotor of said motor to a control board, 4 said control board having at least one output connected to a 5 stator winding of said brushless dc motor for providing current 6 flow to said stator winding; and 7 control electronics on said control board for controlling said 8 current flow to said stator winding responsive to said signal. 9 10 4. A brushless dc motor assembly comprising: 11 a brushless dc motor; 12 a control board mounted to a heatsink, said control board 13 having at least one output connected to a stator winding of said 14 brushless dc motor for providing current flow to said stator 15 winding; 16 controll electronics comprising a MOSFET on said control board 17 for controlling said current flow to said stator winding based on 18 desired motor operating characteristics, 19 wherein said heat sink is attached to said MOSFET for 20 dissipating heat generated by said MOSFET. 21 22 5. A brushless dc motor assembly comprising: 23 a brushless dc motor: 24 a control board having at least one output connected to a 25 stator winding of said brushless dc motor for providing current


26


flow to said stator winding;


controll electronics on said control board for controlling 1 said current flow to said stator winding based on desired motor 2 operating characteristics, said control electronics including 3 microprocessor for controlling said output according to desired 4 operating characteristics. 5 6 A brushless dc motor according to claim 5, wherein 7 microprocessor comprises a set of programmed instructions for 8 pulsing said output to slowly ramp up the speed of a rotor of said 9 10 motor. 11 7. A brushless dc motor according to claim 5, wherein said motor 12 is a 2-phase motor and said microprocessor controls a phase a 13 output and a phase b output to drive electronics using programmed 14 15 instructions based on desired operating specifications. 16 8. A microprocessor for controlling a phase a and a phase b stator 17 winding of a brushless dc motor, said microprocessor comprising 18 programmed instructions for controlling dc output to said windings 19 20 based on user defined specifications. 21 22 A brushless dc motor according to claim 5, wherein 9. 23 microprocessor comprises a set of programmed instructions for controlling the pulse width of said output. 24 25





F16.1

































F16. 11



F16.12













FIG.17





F16.18


ì































F16.29


4



F16.34



1



F16.36



WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6:

H02K 29/00

Le

(11) International Publication Number:

WO 97/15111

A3

(43) International Publication Date:

24 April 1997 (24.04.97)

(21) International Application Number:

PCT/US96/16728

(22) International Filing Date:

17 October 1996 (17.10.96)

(30) Priority Data:

60/005,677

17 October 1995 (17.10.95) US

(71) Applicant (for all designated States except US): FASCO INDUSTRIES, INC. [US/US]; Suite 200, 500 Chesterfield Center, Chesterfield, MO 63017 (US).

(72) Inventors; and

- (75) Inventors/Applicants (for US only): GUNNELS, Ronald, Lee [US/US]; 7082 E. Farm Road, #164, Rogersville, MO 65807 (US). SNIDER, Jeffrey, R. [US/US]; 3668 W. Maplewood, Springfield, MO 65807 (US). BUTTRAM, Darrel, C. [US/US]; Route 2, Box 217B, Crane, MO 65633 (US).
- (74) Agents: PERREAULT, Donald, J. et al.; Lorusso & Loud, 440 Commercial Street, Boston, MA 02109 (US).

(81) Designated States: AL, AM, AT, AU, AZ, BB, BG, BR, BY, CA, CH, CN, CZ, DE, DK, EE, ES, FI, GB, GE, HU, IS, JP, KE, KG, KP, KR, KZ, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, TJ, TM, TR, TT, UA, UG, US, UZ, VN, ARIPO patent (KE, LS, MW, SD, SZ, UG), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, ML, MR, NE, SN, TD, TG).


Published

With international search report.

Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.

(88) Date of publication of the international search report: 5 June 1997 (05.06.97)

(54) Title: A BRUSHLESS DC MOTOR ASSEMBLY



(57) Abstract

A brushless dc motor assembly including a brushless dc motor, and a control board having at least one output connected to a stator winding of said brushless dc motor for providing current flow to said stator winding. Control electronics on the control board control current flow to said stator winding using a microprocessor and based on desired motor operating characteristics. The control electronics include a housekeeping power supply for providing a stable 5v DC signal from a rectified AC line voltage. The control electronics also include a MOSFET output amplifier having a power zener diode connected to the drain thereof, said power zener dissipating temporary back emf resulting from switching of said MOSFET from an on to an off state. A hall device mounted to a stator of said brushless dc motor is also provided. The hall device provides a signal representative of the rotational speed of a rotor of said motor to the control board. The control electronics on said control board control said current flow to said stator winding responsive to said signal from the hall device. The control board is preferably attached to a heatsink whereby the heatsink is attached to MOSFETS on said control board for dissipating heat generated by said MOSFETS.

INTERNATIONAL SEARCH REPORT

International application No. PCT/US96/16728

IPC(6) :H	SIFICATION OF SUBJECT MATTER 102K 29/00 310/68D International Patent Classification (IPC) or to both national classification and IPC	
	OS SEARCHED	
B. FIELL	cumentation searched (classification system followed by classification symbols)	
	310/68D	
		ded in the fields searched
	on searched other than minimum documentation to the extent that such documents are inclu	
Electronic da	ata hase consulted during the international search (name of data base and, where practica	ble, search terms used)
C. DOC	UMENTS CONSIDERED TO BE RELEVANT	
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 5,537015 A [KARWATH] 16 JULY 1996, Col. 5, line 5 -Col. 6, line 31; Col. 4, lines 36-39 and 11-24.	59 1,2,3
×	US 4,636,936 A [BOYD ET AL.] 13 January 1987, Claim	1 1,5,8,9~
×	US 5,410,229 A [SEBASTIAN et al.] 25 April 1995, Col. line 62- Col. 4, line 23.	6, 6
x	US 5,486,747 A [WELCH] 23 January 1996, Claim 1, C 1, lines 64-67, Col. 4, line 54-Col. 5, line 14	ol. 5, 7-9 ·
x	US 5,331,258 A [LANKIN ET AL.] 19 July, 1994, Fig. Col. 7, lines 1-50	5, 4,5
	ther documents are listed in the continuation of Box C. See patent family ann	ex.
Special categories of cited documents: Special categories of cited documents: date and not in conflict with the application but cited to understand the		
A document defining the general state of the art which is not considered to be of particular relevance *E* earlier document published on or after the international filing date considered document published on or after the international filing date.		noce; the claimed invention cannot be considered to involve an inventive step
document which may throw doubts on priority claim(s) or which is document which may throw doubts on priority claim(s) or which is document of particular relevance:		ance; the claimed invention cannot be
-0-	decument referring to an oral disclosure, use, exhibition or other being obvious to a person ski	lled in the art
-p.	document published prior to the international filing date but later than "A" document member of the same patent rating	
Date of the actual completion of the international search 19 FEBRUARY 1997 24 APR 1997		
Name and mailing address of the ISA/US Commissioner of Patents and Trademarks Box PCT Washington, D.C. 20231 Facsimile No. (703) 305-3230 Authorized officer BURTON S. MULLINS Telephone No. (703) 305-7063		2 1/2

INTERNATIONAL SEARCH REPORT

International application No. PCT/US96/16728

C (Continua	tion). DOCUMENTS CONSIDERED TO BE RELEVANT	
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No
x	US 5,317,245 A [MORITZ ET AL.] 31 May, 1994. Col. 2, lin 43; Claim 1	ne 3 ~
x	US 4,626,750 A [POST] 02 December 1986, Col. 5, lines 12-2	0 4 ι
Y	US 4,959,797 A MCINTOSH] 25 September 1990, Abstract, Claim 1.	1-3,5,8-9
Y	US 4,958,269 A [GRITTER] 18 September 1990, Abstract	5,8
Y	US 4,893,067 A [BHAGWAT ET AL.] 09 January 1990, Abst	ract 6 V
Y	US 4,528,486 A [FLAIG ET AL.] 09 July 1985, Abstract	5
	•	
1		